Download VTU BE 2020 Jan CSE Question Paper 18 Scheme 3rd Sem 18CS33 Analog and Digital Electronics

--- Content provided by FirstRanker.com ---

%
L--.
/ \
,

--- Content provided by​ FirstRanker.com ---

:.--
-----
---...-7/ '',.
/
7

--- Content provided by FirstRanker.com ---

-,
,:-. c.7 .-N
''
it L. :' ' -- ?," r
i ;',.,.:, ' c ? ...., .. .. ., ;

--- Content provided by​ FirstRanker.com ---

i? n iV
,
...):., ; i -z:
..c7.
c'\

--- Content provided by‍ FirstRanker.com ---

,e,4Q? /
t. , E e)
\
\ 0
.--0,/,?

--- Content provided by​ FirstRanker.com ---

r r?
,..,.
/
c,v
o

--- Content provided by​ FirstRanker.com ---

c:/
/
Third Semester B.E. Degree Examination, Dec. 01
-
0.

--- Content provided by​ FirstRanker.com ---

)
1_ _aiii.2020
18CS33
Analog and Digital Electronics
Time: 3 hrs. Max. Marks: 100

--- Content provided by⁠ FirstRanker.com ---

Note: Answer any FIVE full questions, choosing ONE full question from each
Module-1.
Explain the construction, working and characteristics of photo.. diode.
With hysteresis characteristics explain the working of Schmitt :trigger circuit (
module.

--- Content provided by FirstRanker.com ---

(06 Marks)
Inverting).
(06 Marks)
bias circuit.
(08 Marks)

--- Content provided by⁠ FirstRanker.com ---

With a neat circuit diagram and mathematical analysis explain voltage divider
OR
2 a. Explain the working of R-2R ladder D to A converter.
b. EXplain successive approximation A to D converter.
c. Show how IC-555 timer can be used as an astable multivibrator.

--- Content provided by⁠ FirstRanker.com ---

(06 Marks)
(06 Ma rks)
(08 Marks)
Module-2
3 a. Find the minimum SOP and minimum PUS expressions for the following function using

--- Content provided by​ FirstRanker.com ---

K-map. f(A, B, C, D) = E
n
, (1, 3, 4, 11) + Ed (2, 7, 8, 12, 14, 15). (06 Marks)
b. What are the disadvantages of K-map method? How they are overcome in Quine Mccluskey
method. Simplify following function using Q-M method

--- Content provided by⁠ FirstRanker.com ---

f(A, B, C, D) = E
rn
(0, 1, 2, 5, 6, 7, 8, 9, 10, 14), (08 Marks)
C.

--- Content provided by​ FirstRanker.com ---

What is Map-Entered Variable method? Using MEV method simplify following function:
f(A, B, C, D) = E
n
, (2, 3, 4, 5, 13, 15) + dc(8, 9 10, 11). (06 Marks)
OR

--- Content provided by‍ FirstRanker.com ---

4 a. With the help of flow chart explain how to determine 'Minimum sum of products using
Karnaugh map. (06 Marks)
b. Using Q-M method simplify the following function
F(A, B, C, D) = E
m

--- Content provided by​ FirstRanker.com ---

(2, 3, 7, 9,I1, 13)+ (l,, 10, 1
:
5). (08 Marks)
C.
With example explain Petrik's method. (06 Marks)

--- Content provided by FirstRanker.com ---

Module-3
5 a. What are hazards in digital circuits? Explain different types of hazards. (06 Marks)
b: Implement full subtractor using 3 to 8 decoder and NAND gates. (06 Marks)
C. Differentiate between PAL and PLA. Realize following functions using PLA. Give PLA
table and internal connection diagram for the PLA (Use as many common terms as possible)

--- Content provided by​ FirstRanker.com ---

F
i
(1, b, c, E,?(1, 2, 4, 5, 6,.8,10, 12, 14)
F
2

--- Content provided by⁠ FirstRanker.com ---

(a, b, c, d) = E, (2, 4, 6, 8, 10, 11, 12, 14, 15)
(08 Marks)
OR
6 a. What is Multiplexer? Implement following function using 8:1 MUX
f(A, B, C, D) E

--- Content provided by⁠ FirstRanker.com ---

m
(1, 2, 5, 6, 9, 12)
(08 Marks)
b.
Design Hexadecimal (Binary) to ASCII Code Converter using suitable ROM. Give the

--- Content provided by​ FirstRanker.com ---

connection diagram of ROM.
(06 Marks)
c. Explain Simulation and testing of digital circuits.
(06 Marks)
? .

--- Content provided by⁠ FirstRanker.com ---

z
-
h"
O
1 oft

--- Content provided by​ FirstRanker.com ---

FirstRanker.com - FirstRanker's Choice
7
. , .... ..,-
---
.....--7,. .

--- Content provided by​ FirstRanker.com ---

?.

%
L--.
/ \

--- Content provided by‍ FirstRanker.com ---

,
:.--
-----
---...-7/ '',.
/

--- Content provided by‌ FirstRanker.com ---

7
-,
,:-. c.7 .-N
''
it L. :' ' -- ?," r

--- Content provided by‌ FirstRanker.com ---

i ;',.,.:, ' c ? ...., .. .. ., ;
i? n iV
,
...):., ; i -z:
..c7.

--- Content provided by‌ FirstRanker.com ---

c'\
,e,4Q? /
t. , E e)
\
\ 0

--- Content provided by⁠ FirstRanker.com ---

.--0,/,?
r r?
,..,.
/
c,v

--- Content provided by⁠ FirstRanker.com ---

o
c:/
/
Third Semester B.E. Degree Examination, Dec. 01
-

--- Content provided by⁠ FirstRanker.com ---

0.
)
1_ _aiii.2020
18CS33
Analog and Digital Electronics

--- Content provided by⁠ FirstRanker.com ---

Time: 3 hrs. Max. Marks: 100
Note: Answer any FIVE full questions, choosing ONE full question from each
Module-1.
Explain the construction, working and characteristics of photo.. diode.
With hysteresis characteristics explain the working of Schmitt :trigger circuit (

--- Content provided by‌ FirstRanker.com ---

module.
(06 Marks)
Inverting).
(06 Marks)
bias circuit.

--- Content provided by FirstRanker.com ---

(08 Marks)
With a neat circuit diagram and mathematical analysis explain voltage divider
OR
2 a. Explain the working of R-2R ladder D to A converter.
b. EXplain successive approximation A to D converter.

--- Content provided by⁠ FirstRanker.com ---

c. Show how IC-555 timer can be used as an astable multivibrator.
(06 Marks)
(06 Ma rks)
(08 Marks)
Module-2

--- Content provided by FirstRanker.com ---

3 a. Find the minimum SOP and minimum PUS expressions for the following function using
K-map. f(A, B, C, D) = E
n
, (1, 3, 4, 11) + Ed (2, 7, 8, 12, 14, 15). (06 Marks)
b. What are the disadvantages of K-map method? How they are overcome in Quine Mccluskey

--- Content provided by‌ FirstRanker.com ---

method. Simplify following function using Q-M method
f(A, B, C, D) = E
rn
(0, 1, 2, 5, 6, 7, 8, 9, 10, 14), (08 Marks)
C.

--- Content provided by⁠ FirstRanker.com ---

What is Map-Entered Variable method? Using MEV method simplify following function:
f(A, B, C, D) = E
n
, (2, 3, 4, 5, 13, 15) + dc(8, 9 10, 11). (06 Marks)

--- Content provided by​ FirstRanker.com ---

OR
4 a. With the help of flow chart explain how to determine 'Minimum sum of products using
Karnaugh map. (06 Marks)
b. Using Q-M method simplify the following function
F(A, B, C, D) = E

--- Content provided by FirstRanker.com ---

m
(2, 3, 7, 9,I1, 13)+ (l,, 10, 1
:
5). (08 Marks)
C.

--- Content provided by​ FirstRanker.com ---

With example explain Petrik's method. (06 Marks)
Module-3
5 a. What are hazards in digital circuits? Explain different types of hazards. (06 Marks)
b: Implement full subtractor using 3 to 8 decoder and NAND gates. (06 Marks)
C. Differentiate between PAL and PLA. Realize following functions using PLA. Give PLA

--- Content provided by​ FirstRanker.com ---

table and internal connection diagram for the PLA (Use as many common terms as possible)
F
i
(1, b, c, E,?(1, 2, 4, 5, 6,.8,10, 12, 14)
F

--- Content provided by‌ FirstRanker.com ---

2
(a, b, c, d) = E, (2, 4, 6, 8, 10, 11, 12, 14, 15)
(08 Marks)
OR
6 a. What is Multiplexer? Implement following function using 8:1 MUX

--- Content provided by⁠ FirstRanker.com ---

f(A, B, C, D) E
m
(1, 2, 5, 6, 9, 12)
(08 Marks)
b.

--- Content provided by FirstRanker.com ---

Design Hexadecimal (Binary) to ASCII Code Converter using suitable ROM. Give the
connection diagram of ROM.
(06 Marks)
c. Explain Simulation and testing of digital circuits.
(06 Marks)

--- Content provided by‍ FirstRanker.com ---

? .
z
-
h"
O

--- Content provided by​ FirstRanker.com ---

1 oft
CUILK
F 1 0(c)
) of )
Module-4

--- Content provided by⁠ FirstRanker.com ---

7 a. Explain the structure of VHDL program. Write VHDL code for 4 bit parallel adder usint
.

full adder as component. (08 Marks)
b. Explain the working of SR latch using NOR gates. Show how SR latch can be used for

--- Content provided by‌ FirstRanker.com ---

switch debouncing. (07 Marks)
c. Differentiate between Latch and Flip Flop. Show how SR flipflop can be converted to D flip
flop. (05 Marks)
OR
8 a. Derive the characteristics equations for D, T, SR and JK flipflops. (08 Marks)

--- Content provided by FirstRanker.com ---

b. Draw the logic diagram of master slave JK flipflop using NAND gates and explain the
working with suitable timing diagram. (07 Marks)
c. With example explain the syntax of conditional signal assignment statement in VHDL.
(05 Marks)
Module-5

--- Content provided by‍ FirstRanker.com ---

9 a. What is shift register? Explain the working of 8 bit SISO shift register using SR flip flop.
(06 Marks`
b.
With the help of state graph, state and transition tables and timing diagram explair*
sequential parity checker. (06 Marks)

--- Content provided by​ FirstRanker.com ---

C.
Design a random counter using T flip flops whose transition graph is shown in Fig.Q.9(c).
(08 Marks)
Fig.Q.9(c)
OR

--- Content provided by FirstRanker.com ---

10 a. What is register? Explain how 4 bit register with data, load, clear and clock input is
constructed using D flip flops. (06 Marks)
b. With a block diagram explain the working of n-bit parallel adder with accumulator.
(06 Marks)
C.

--- Content provided by⁠ FirstRanker.com ---

Differentiate between Moore and Melay machines. Analyze following Moore sequential
circuit for an input sequence of X = 01101 and draw the timing diagram. (08 Marks)
FirstRanker.com - FirstRanker's Choice