Download PTU B-Tech EEE 2020 Dec 3rd Sem 72164 Digital Electronics Question Paper

Download PTU (I.K.Gujral Punjab Technical University (IKGPTU)) B-Tech (Bachelor of Technology) (EEE)- Electrical And Electronics Engineering 2020 December 3rd Sem 72164 Digital Electronics Previous Question Paper


Roll No.
Total No. of Pages : 02
Total No. of Questions : 18
B.Tech. (EE) PT (Sem.?3)
DIGITAL ELECTRONICS
Subject Code : BTEE-404
M.Code : 72164
Time : 3 Hrs. Max. Marks : 60
INST RUCT IONS T O CANDIDAT ES :
1 .
SECT ION-A is COMPULSORY cons is ting of TEN questions carrying TWO marks
each.
2 .
SECT ION-B c ontains F IVE questions c arrying FIVE marks eac h and s tud ents
have to atte mpt any FOUR q ues tions.
3 .
SECT ION-C contains THREE questions carrying T EN marks e ach and s tudents
have to atte mpt any T WO questio ns.
SECTION-A
Answer briefly :
1.
How a negative number is accounted in digital system?
2.
Draw a foil subtractor using NAND Gate.
3.
Draw the logic circuit for the expression AB ABC
4.
Write down the applications of D flip flop.
5.
Compare ECL and TTL circuits.
6.
Draw the logic diagram for the logic function Z = (A+B).C
7.
Write down the characteristic table of D Flip-flop.
8.
List the differences between decoder and multiplexer.
9.
What do you understand from the term digital counter? How it differs from register?
10. What is programmable logic array? How it differs from ROM?
1 | M-72164
(S2)-726


SECTION-B
11. Simplify the Boolean function F(w, x, y, z) = (1, 3, 7, 11, 15), which has the don't-care
conditions d(w, x, y, z) = (0, 2, 5).
12. Discuss the working of a 4-bit Johnson counter. Also convert SR into JK and D flipflop.
13. Define the terms resolution and accuracy in context of A/D converter. Also explain the
working of parallel A/D converter.
14. What do you understand by the term programmable logic arrays? Classify and explain
different types of memories.
15. Design a 3-bit synchronous down counter using j-k flip flops.
SECTION-C
16. Discuss methods of data representations in VHDL. Also explain decision-controlled
structure.
17. Design an ECL NOR gate and explain its operation in details. Also compare the
performance of static and dynamic memories in details.
18. Write a short notes on :
a. Quine McClusky method
b. HDL format and syntax
NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any
page of Answer Sheet will lead to UMC against the Student.
2 | M-72164
(S2)-726

This post was last modified on 13 February 2021