Download AKTU B-Tech 5th Sem 2017-2018 NCS505 Computer Architecture Question Paper

SECTION A

Attempt all questions in brief. 2 x10 = 20

1. What is meant by synchronous and asynchronous communication?
2. Describe magnetic disk?

--- Content provided by‍ FirstRanker.com ---

3. What is instruction cycle?
4. Discuss floating point number representation.
5. Explain concept of memory transfer.
6. What are various types of registers?
7. Define bus arbitration. What the different types are of bus arbitration do you know?

--- Content provided by⁠ FirstRanker.com ---

8. What is auxiliary memory? Explain.
9. What is vertical microprogramming?
10. How may 128X8RAM chips are needed to provide memory capacity of 2048 bytes?

SECTION B

Attempt any three of the following: 10 x 3 = 30

1. Explain General Register Organization diagram.

--- Content provided by⁠ FirstRanker.com ---

2. What is interrupt? What are the different types of interrupts?
3. Describe the following organizations of cache memory:
   1. Associative mapping
   2. Direct Mapping
   3. Set associative mapping

--- Content provided by​ FirstRanker.com ---

4. A digital computer has a memory unit of 64K X 16 and a cache memory of 1K words. The cache uses direct mapping with block size of four words.
   1. How many bits are there in tag, index, block and word fields of the address format?
   2. How many bits are there in each word of cache, and how they are divided into functions? Include a valid bit.
   3. How many blocks can the cache accommodate?
5. Discuss stack organization. Explain the following in details.
   1. Register stack

   --- Content provided by FirstRanker.com ---

   2. Memory stack

Attempt any one part of the following: 10 x 1 = 10

1. (a) Discuss Booth's algorithm. Multiply (-7) and (3) using Booth's algorithm.
   (b) Consider a two level memory hierarchy of the form (M1, M2) where M1 is connected directly to the CPU. Determine the average cost per bit C and average access time ta for the data given below:

   Level(i)	Capacity(S1)	Cost(C1)	Access time (tai)	Hit Ratio(H)
   M1 (Cache)	1024	0.1000	10-8	.9000
   M2 (Main)	216	0.0100	10-6

--- Content provided by‍ FirstRanker.com ---

Attempt any one part of the following: 10 x 1 = 10

1. (a) Discuss control word with suitable example.
   (b) Describe I/O interface.

Attempt any one part of the following: 10 x 1 = 10

1. (a) What is DMA in computer architecture?
   

   --- Content provided by‌ FirstRanker.com ---

   (b) Draw and explain 2D and 2-1/2D RAM chip

Attempt any one part of the following: 10 x 1 = 10

1. (a) What is Virtual Memory? Why is it necessary to implement virtual memory? What is use of page replacement algorithm?
   (b) What is difference between I/O mapped input/output and memory mapped I/O? What are the advantages and disadvantages of each?

Attempt any one part of the following: 10 x 1 = 10

--- Content provided by‍ FirstRanker.com ---

1. (a) Using a general register computer with three, two, one & zero address instructions. Write a program to evaluate arithmetic expression X= ( A - B ) * ( ( ( C -D ) / F) / G )
   (b) Describe the following control units
   1. Hardwired control unit
   2. Microprammed control unit