Download JNTUA M.Tech 1st Sem 2016 Feb Reg-Supple 9D06101 Digital System Design Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 1st Semester 2016 Feb Reg-Supple 9D06101 Digital System Design Previous Question Paper

Code: 9D06101


M.Tech I Semester Regular & Supplementary Examinations February 2016
DIGITAL SYSTEM DESIGN
(Common to DSCE, DECS, ECE, VLSIES, ESVLSI, VLSIESD & MNE)
(For students admitted in 2011, 2012, 2013, 2014 & 2015 only)

Time: 3 hours Max Marks: 60

Answer any FIVE questions
All questions carry equal marks
*****

*****
1 (a) Discuss the primary constructs that are used in VHDL.
(b) Design a 4 X 3 ROM to perform:
F
1
= ?(0, 1, 2, 3, 7)
F
2
= ?(1, 2, 3, 5, 7)
F
3
= ?(0, 2, 4, 6)

2 (a) Draw the symbols used in ASM chart and explain.
(b) Describe important features of FPGA.

3
Construct the test set of output function of the circuit . Using path
sensitizing method.

4 (a) With a neat circuit diagram, describe the working of a signature analyzer.
(b) Write short notes on testing for bridging faults.

5 (a) Explain about fault detection and location in sequential circuits.
(b) Discuss about synchronizing experiments of fault diagnosis in sequential circuits.

6 (a) Explain the various types of cross point fault that occur in PLA?s.
(b) Explain PLA folding.

7 (a) Explain how test generation can be achieved in testing a PLA.
(b) Discuss briefly about testable PLA design.

8 Explain the fundamental mode model for asynchronous sequential machine design.
FirstRanker.com - FirstRanker's Choice