Download JNTUA M.Tech 1st Sem 2017 Feb 9D06103 Advanced Computer Architecture Question Paper

Firstranker's choice

FirstRanker.com

Code: 9D06103

--- Content provided by FirstRanker.com ---

FirstRanker.com

M.Tech I Semester Regular & Supplementary Examinations January/February 2017

ADVANCED COMPUTER ARCHITECTURE

(Common to DSCE, DECS & ES)

Time: 3 hours

--- Content provided by FirstRanker.com ---

Max. Marks: 60

Answer any FIVE questions

All questions carry equal marks

1. 1. What are the four implementation technology trends for implementing computer? Compare these four technologies.
   2. Find number of dies per 30 cm wafer for a die that is 0.7 cm on a side.

   --- Content provided by FirstRanker.com ---

   3. An enhancement to the processor of a server system used for web serving such that the new CPU is 10 times faster on computation in the web serving application than the original processor. Assuming that the original CPU is busy with computation 40% of the time and is waiting for I/O 60% of the time, what is the overall speedup gained by incorporating the enhancement?
2. 1. List out the various addressing modes used for signal processing with example, meaning and usage.
   2. Explain the various control flow instructions with an example of each.

--- Content provided by FirstRanker.com ---

3. 1. Describe the basic structure of a MIPS floating point unit using Tomasulo's algorithm.
   2. Describe about the five levels of branch prediction.
4. 1. Show how the process of optimizing the loop overhead by unrolling the loop actually eliminates data dependences.
   2. Consider a loop like this one:

       for (i = 1; i < 100; i = i + 1){ A[i] = A[i] + B[i]; /* S1 */ B[i + 1] = C[i] + D[i];/* S2 */ } 

      What are the dependences between S1 and S2? Is this loop parallel? If not, show how to make it parallel.

   --- Content provided by FirstRanker.com ---

5. 1. Assume a fully associative write back cache with many cache entries that starts empty. Below is a sequence of addresses:

       Write Mem[100]; Write Mem[100]; Read Mem[200] Write Mem[200]; Write Mem[100]; 

      What are the number of hits and misses with using no-write allocate versus write allocate?
   2. Describe in detail about the mapping of an alpha virtual address.
6. 1. Draw the state transition diagram for an individual cache block in a directory based system.

   --- Content provided by FirstRanker.com ---

   2. Explain directory-based cache-coherence protocols with necessary transition diagram.
7. 1. Suppose an I/O system with a single disk gets on an average 50 I/O requests per second. Assume the average time for a disk to service an I/O request is 10 ms. What is the utilization of the I/O system?
   2. Describe about transaction processing bench mark.

--- Content provided by FirstRanker.com ---

8. 1. Describe in detail about storage area network.
   2. Write short note on various transmission medium used for inter connecting networks.

FirstRanker.com

--- Content provided by FirstRanker.com ---