Download PTU B.Tech 2020 March ECE 6th Sem BTEC 904 Digital System Design Question Paper

FirstRanker.com

Firstranker's choice FirstRanker.com

Roll No. Total No. of Pages : 02

--- Content provided by⁠ FirstRanker.com ---

--- Content provided by​ FirstRanker.com ---

Time : 3 Hrs. Max. Marks : 60

INSTRUCTIONS TO CANDIDATES :

1. SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
2. SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
3. SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.

--- Content provided by‍ FirstRanker.com ---

SECTION-A

1. Answer briefly :
   1. What is combinational logic circuit?
   2. What is difference between PLA and PAL?
   3. Explain the JK flip flop excitation table.
   4. Define synchronous sequential circuit.

   --- Content provided by‍ FirstRanker.com ---

   5. Write two limitations of finite.state machine.
   6. What is mealy machine?
   7. What are the rules for the conversion of state diagram to an ASM chart?
   8. What is Hazards?
   9. State the purpose of programmable logic devices.

   --- Content provided by‌ FirstRanker.com ---

   10. Explain AND PLD notation.

SECTION-B

2. Design and explain 4 to 1 channel multiplexer.
3. Explain the differences among a truth table, a state table, a characteristic table, and an excitation table. Also, explain the difference among a Boolean equation, a state equation, a characteristic equation, and a flip-flop input equation.

--- Content provided by​ FirstRanker.com ---

4. Differentiate Moore and Mealy machines.
5. Draw the block diagram of Asynchronous Sequential circuits and explain it.
6. Explain how to remove hazards? For a circuit shown below draw a hazards free circuit.
   x1=1
   1 1-0
   

   --- Content provided by‌ FirstRanker.com ---

   X2 1-0 1
   0->1 -Y
   2 0->1
   x3=1
   (a) AND-OR circuit

--- Content provided by‌ FirstRanker.com ---

SECTION-C

7. A sequential circuit has two JK flip-flops A and B and one input x. The circuit is described by the following flip-flop input equations :
   J_A = X K_A =B
   J_B=x K_B=A'
   1. Derive the state equations A (t + 1).and B (t + 1) by substituting the input equations for the J and K variables.
   2. Draw the state diagram of the circuit.

   --- Content provided by‌ FirstRanker.com ---

8. Draw and explain the general structure of PLDs. Draw a simple four-input, three-output PAL derive.
9. Convert the state diagram of Fig. below to ASM chart.
   
   0/0 1/0 0/1

--- Content provided by FirstRanker.com ---

NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

FirstRanker.com