

© 4 NIMP

USN

--	--	--	--	--	--	--	--	--	--

 1E7? 13.\$
 C.DI 15CS72

Seventh Semester B.E. Degree Examination, Decililaaii.2020 Advanced Computer Architecture

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- With a neat diagram explain the elements of modern computer system. (08 Marks)
- Explain Flynn's classification of computer architecture. (08 Marks)

OR

- Define data dependency. Explain different functions of data dependency with the help of dependency graph. (08 Marks)
- A 4 MHz processor was used to execute a benchmark program with the following instruction mix and clock cycle counts.

Instruction type	Instruction count	Cycles/instruction
Integer arithmetic	45000	1
Data transfer	32000	2
Floating point	15000	2
Control transfer	8000	2

Determine the effective CPI, MIPS rate and execution time for this program. (08 Marks)

Module 2

- Explain the architecture of VLIW processor and its pipeline operations. (08 Marks)
- Explain the inclusion property and locality of reference along with its types in multilevel memory hierarchy. (08 Marks)

OR

- Explain page replacement policies with the help of an example. (08 Marks)
- Give the characteristics of symbolic processors. (08 Marks)

Module 3

- Explain bus arbitration and its types in multiprocessor systems. (08 Marks)
- Explain any two mapping techniques. (08 Marks)

OR

- Explain the following terms associated with cache and memory architecture: (08 Marks)
 - Low order memory interleaving
 - Atomic v/s non-atomic memory
 - Physical address cache vs virtual address cache
 - Memory bandwidth and fault tolerance.

- b. Consider the following pipelined processor within 3 stages this pipeline has total evaluation time of 8 clock cycles. All successor stages must be used after each clock cycle.

	0	1	2	3	4	5	6	7	8
S ₁	X								
S ₂		X	X					X	
S ₃				X					
S ₄					X	X			
SS							X	X	

- List the set of forbidden latencies between task initiations
- Draw the state diagram which shows all possible latency cycles
- List all greedy cycles
- Value of MAL.

(08 Marks)

Module_4

- Explain hierarchical bus system with neat diagram.
 - Explain crossbar networks along with its advantages and limitations.

(08 Marks)

(08 Marks)

OR

- Explain snoopy protocols with its approaches.
 - Briefly explain message routing schemes.

(08 Marks)

(08 Marks)

Module_5

- Define parallel programming model. Explain any two models.
 - Mention branch prediction methods and explain.

(08 Marks)

(08 Marks)

OR

- With the help of a neat diagram explain compilation phases in code generator.
 - Explain different language features for parallelism.

(08 Marks)

(08 Marks)