



www.FirstRanker.com GUJARAT TECHNOLOGICAL UNIVERSITY

www.FirstRanker.com

BE - SEMESTER- IV EXAMINATION - SUMMER 2020

Subject Code: 3141710 Date:02/11/2020

Subject Name: Microprocessor and Interfacing

Total Marks: 70 Time: 10:30 AM TO 01:00 PM

Instructions:

1. Attempt all questions.

2. Make suitable assumptions wherever necessary.

3. Figures to the right indicate full marks.

			Marks
Q.1	(a)	Explain the difference between machine language and assembly language with example.	03
	(b)	Draw the programming model for 8085 Microprocessor and explain them in brief.	04
	(c)	If 8bytes of data are stored at the memory location starting from C050H; write an ALP to arrange them in ascending order.	07
Q.2	(a)	Specify the contents of accumulator and flag when the following instructions are executed. MVI A, C5H ORA A RAL RRC	03
	(c)	Draw the timing diagram of MOV C, A having an opcode 4FH. Also find the total time to execute this instruction by MPU. OR	07
	(c)	Draw the data flow for MOV C,A instruction execution by MPU and describe the steps of execution in brief.	07
Q.3	(a)	Draw the schematic for latching low order address bus of 8085 microprocessor.	03
	(b)	 Register B contains 32H.Copy the contents of B to memory location 8000H using indirect addressing. The accumulator has FAH. Copy the content of accumulator 	04
	(c)	into memory location 8050H using direct addressing. Draw the interfacing scheme for connecting 8155 memory RAM of 256 bytes size with 8085. Show the decoding logic using 3 to 8 decoder and also mention the memory map of it. OR	07
Q.3	(a)	Explain how the foldback memory space is generated while using partial decoding scheme while interfacing memory or I/O with 8085.	03
	(b)	Draw the block diagram of 8254 programmable timer/counter and write the steps needed to program to initialize the counter.	04
	(c)	Draw the interfacing scheme for connecting 2732 EPROM of 4096 bytes size with 8085. Show the absolute decoding logic using 3 to 8 decoder and also mention the memory map of it.	07
Q.4	(a)	Explain the concept of Nesting and Multiple Ending subroutines using Call instruction.	03

FirstR	nker	Conferent instructions to transfer the data from	04
Firstranker	chmignory	to microprocessor 8085 with graphical representational	ker.com
	snowing i	egister contents and now of data from memory to MPO.	
		necessary steps for interfacing I/O device with 8085 and	07
	draw the	block diagram of I/O interface requirements.	
0.4	, a .c .	OR	0.2
Q.4		he output at PORT 1 after execution of following	03
	program.		
	MVI B,82	ЭН	
	MOV A,I		
	MOV A,		
	MVI D,3'		
	OUT POI		
	HLT		
	\ T		0.4
•		he following instruction with effect on flags in different	04
		of comparison.	
	CMP M		
,	CPI 8bit	1	07
(complete drawing to interface common anode seven	07
	•	LED with 8085. Write the program to display digit 7 at	
0.5	the outpu		03
		arious interrupts of 8085 MP with its vector locations.	03 04
'	•	e flow chart for key check subroutine, if keyboard I with 8085 is pressed.	04
(ALP program to	07
,		r the byte to accumulator	U1
		te the two nibbles of accumulator content	
	, .	ne subroutine to convert each nibble into ASCII Hex	
	code.	5007000000 00 000700 000 000 000 000 00	
		he ASCII code in memory locations 2000H and 2001H.	
	,	OR	
Q.5) Explain tl	he SIM instruction.	03
_		hardware way for key debouncing technique.	04
		rogram for hexadecimal counter.	07
	•	6	