

GUJARAT TECHNOLOGICAL UNIVERSITY

BE- SEMESTER-V (NEW) EXAMINATION – WINTER 2020

Subject Code:3151105 Date:03/02/2021

Subject Name: VLSI Design

Time:10:30 AM TO 12:30 PM Total Marks: 56

Instructions:

- 1. Attempt any FOUR questions out of EIGHT questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

			MARKS
Q.1	(a)	Draw CMOS inverter circuit and cross section view of nMOSFET.	03
	(b)	Draw voltage transfer characteristics of inverter and define V _{IL} , V _{IH} , V _{OL} , V _{OH} , NM _L and NM _H .	04
	(c)	Derive threshold voltage equation and explain what is substrate bias effect.	07
Q.2	(a)	Realize following Boolean logic equation using CMOS inverter. Z= (AB+C(D+E))'	03
	(b)		04
	(c)	Derive drain current using gradual channel approximation.	07
Q.3	(a)	Draw VTC of CMOS inverter and find operating region of NMOS and PMOS at different input voltage ranges from 0 to Vdd.	03
	(b)		04
	(c)	Consider a CMOS inverter with the following parameters: VTon = 0.6 V , VTop = -0.7 V , Kn' = 50 uA/V^2 , Kp' = 16 uA/V^2 , (W/L)n = 4, (W/L)p = 5 Calculate the noise margins of this circuit. The power supply voltage is VDD = 3.3 V .	07
Q.4	(a)	Draw resistive load inverter circuit and its VTC curve.	03
•	(b)		04
	(c)	Design resistive load inverter with following parameters: VTon = 0.8 V , Kn' = 20 uA/V^2 , (W/L)n = 2 , R _L = 200 kohm and Vdd=5V. Calculate the noise margins of this circuit.	07
Q.5	(a)		03
	(b)	_	04
	(~)	inverter with idea step input.	.
	(c)	Justify importance of transmission gate. Realize following functions using TG. i) F=AB+A'C'+AB'C and ii) F=AB' + A'B	07
Q.6	(a)	What is need of domino CMOS logic circuit and draw it's circuit diagram.	03

1



IIKCI	2(p)	TEXPlain Ringwww.并firstRanker.com www.First	Ramker.com
	(c)	Draw i/p and o/p waveform during high to low transition	07
		of o/p for CMOS inverter and derive expression for τ_{PHL} .	
		using differential equation method.	
Q.7	(a)	Draw CMOS implementation of D latch with two	03
		inverters and two CMOS TG gates.	
	(b)	Compare CPLD and FPGA.	04
	(c)	Draw and Explain different clock generator and	07
	, ,	distributor circuits	
Q.8	(a)	Compare FinFET and Planner MOSFET	03
	(b)	Compare constant voltage and constant filed scaling.	04
	(c)	What is need of Design of Testability (DFT) in VLSI IC	07
	` /	design and explain Built in Self Test (BIST) techniques	
		of DFT	

MWM.FirstRanker.com