

www.FirstRanker.com

www.FirstRanker.com

Roll No.	Total No.	of Pages :	02
----------	-----------	------------	----

Total No. of Questions: 09

B.Tech.(EE)/(Electrical & Electronics)/(Electronics & Electrical)(2011 onwards)

B.Tech.(Electrical Engineering & Industrial Control) (2012 Onwards)

(Sem.-4)

DIGITAL ELECTRONICS

Subject Code : BTEC-404 M.Code : 57103

Time: 3 Hrs. Max. Marks: 60

INSTRUCTION TO CANDIDATES:

- SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
- SECTION-B contains FIVE questions carrying FIVE marks each and students has to attempt any FOUR questions.
- SECTION-C contains THREE questions carrying TEN marks each and students has to attempt any TWO questions.

SECTION-A

Answer briefly :

- a) Convert (101110)₂ to hexadecimal and octal number.
- Express 10101100 BCD code into gray code.
- c) Define the race around condition in flip flop.
- d) Draw the logic diagram of half adder.
- e) State any two applications of shift register.
- f) Why TTL is preferred over DTL?
- g) What do you mean by priority encoder?
- h) Compare the function of decoder and encoder.
- i) What is the advantage of the R-2R ladder DAC over the weighted resister type DAC?
- Draw CMOS circuit for NOR gate.

1 | M-57103 (S2)-76





SECTION-B

- Implement Y = (A+C)(A+D̄)(A+B+C̄) using NOR gates only.
- Simplify using Boolean laws and draw the logic diagram for the given expression.

$$F = \overline{ABC} + \overline{ABC} + \overline{ABC} + A\overline{BC} + A\overline{BC} + A\overline{BC}$$

Minimize the following function using K-map

$$F\left(A,\,B,\,C,\,D\right) = \sum m(0,1,7,8,13,15) + \phi(2,6,10,11)$$

- 5. Explain the Master-slave JK flip-flop with the help of circuit diagram and waveforms
- Explain the different modeling styles in VHDL with suitable examples.

SECTION-C

a) Use a 8 × 1 MUX to implement the logic function

$$F = \sum m(0,1,2,3,4,10,11,14,15)$$

- b) Draw and explain the working of a synchronous mod-3 counter.
- a) Compare TTL, ECL, RTL, DCTL and DTL w.r.t. fan-in, fan-out and noise margin.
 - b) An 8-bit successive approximation converter (SAC) has a resolution of 15mV. What will its digital output be for an analog input of 2.65 V?
- Write short notes on Any Two:
 - a) PLD
 - b) Ring Counters
 - c) Demultiplexers

NOTE: Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

2 | M-57103 (S2) - 76