



Code: 13A04804

B.Tech IV Year II Semester (R13) Regular &amp; Supplementary Examinations April 2018

**RF INTEGRATED CIRCUITS**

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 70

**PART – A**

(Compulsory Question)

\*\*\*\*\*

1 Answer the following: (10 X 02 = 20 Marks)

- State the maximum power transfer theorem and its conditions.
- What are the conditions for resonance in series RLC networks?
- Define gain and bandwidth.
- What is reflection coefficient?
- What is thermal noise?
- Define phase locked loop.
- What is power match and noise match.
- Define phase detector.
- What is meant by integer-N synthesis?
- Define frequency synthesis.

**PART – B**

(Answer all five units, 5 X 10 = 50 Marks)

**UNIT – I**

- Design and convert series to parallel RL & RC network transformations.
  - Explain about passive IC components interconnects in RF system.

**OR**

- Compare Pi match and T-match of a network system.
  - Discuss about the basic architecture of a RF system.

**UNIT – II**

- Prove that a long channel MOS device transconductance depends only on the square root of bias current.

**OR**

- Draw and explain about the tuned amplifier.
  - Explain about the high frequency amplifier design.

**UNIT – III**

- Explain about intrinsic MOS noise parameters.
  - Explain about power match versus noise match.

**OR**

- Design any two examples of multiplier based mixers.

**UNIT – IV**

- Discuss about class D, E, F amplifier in detail.
  - Explain about phase locked loops and phase detectors.

**OR**

- Write short notes on:
  - Negative resistance oscillators.
  - Linearized PLL models.

**UNIT – V**

- Explain about frequency synthesis in detail.
  - Discuss about phase noise and fractional frequency in frequency synthesis.

**OR**

- Write short notes on:
  - GSM radio architecture.
  - CDMA radio architecture.

