

www.FirstRanker.com

Code: 13A04804



B.Tech IV Year II Semester (R13) Regular & Supplementary Examinations April 2018 **RF INTEGRATED CIRCUITS**

(Electronics and Communication Engineering)

Max. Marks: 70

Time: 3 hours

1

(b)

PART – A

(Compulsory Question)

- Answer the following: $(10 \times 02 = 20 \text{ Marks})$
 - State the maximum power transfer theorem and its conditions. (a)
 - What are the conditions for resonance in series RLC networks? (b)
 - (C) Define gain and bandwidth.
 - (d) What is reflection coefficient?
 - What is thermal noise? (e)
 - Define phase locked loop. (f)
 - What is power match and noise match. (g)
 - (h) Define phase detector.
 - What is meant by integer-N synthesis? (i)
 - Define frequency synthesis. (j)

PART – B

(Answer all five units, $5 \times 10 = 50$ Marks)

UNIT – I

- Design and convert series to parallel RL & RC network transformations. 2 (a)
 - Explain about passive IC components interconnects in RF system.

OR

- 3 (a) Compare Pi match and T-match of a network system.
 - Discuss about the basic architecture of a RF system. (b)

UNIT – II

4 Prove that a long channel MOS device transconductance depends only on the square root of bias current.

OR

Draw and explain about the tuned amplifier. 5 (a) (b)

Explain about the high frequency amplifier design.

UNIT – III

Explain about intrinsic MOS noise parameters. 6 (a) Explain about power match versus noise match. (b)

OR

Design any two examples of multiplier based mixers. 7

UNIT – IV

Discuss about class D, E, F amplifier in detail. 8 (a) Explain about phase locked loops and phase detectors. (b)

OR

- 9 Write short notes on:
 - (a) Negative resistance oscillators.
 - (b) Linearlized PLL models.

UNIT – V

- Explain about frequency synthesis in detail. 10 (a)
 - (b) Discuss about phase noise and fractional frequency in frequency synthesis.

OR

- 11 Write short notes on:
 - GSM radio architecture. (a)

CDMA radio architecture. (b)

www.FirstRanker.com