

www.FirstRanker.com

www.FirstRanker.com

Roll No.	Total No. of Pages : 02
Total No. of Questions : 08	
M.Tech.(ECE) E-I	(Sem.–2)
VLSI DESI	IGN
Subject Code :	EC-511
M.Code:36	5212
Time:3 Hrs.	Max. Marks:100

## **INSTRUCTIONS TO CANDIDATES :**

- 1. Attempt any FIVE questions in all, out of EIGHT questions.
- 2. Each question carries TWENTY marks.
- 1. a) Compare combination and sequential circuits with the help of examples. Also discuss the timing analysis of sequential circuits.
  - b) Explain Charge coupled devices with suitable diagrams.
- 2. a) Reduce the following state table to a minimum number of states.

Present State	Next X=	t State 0 1	Present 0 X=0	Present Output X=0 1		
а	h	с	1	0		
b	c	d	0	1		
с	h	b	0	0		
d	f	h	0	0		
e	с	f	0	1		
f	f	g	0	0		
g	g	с	1	0		
h	а	с	1	0		

b) Realize the following state table using a minimum number of AND and OR gates together with a D flip-flop.

 $X_1X_2X_3$ 

	000	001	010	011	100	101	110	111	Z
А	А	А	В	В	В	В	А	А	0
В	А	В	В	А	А	В	В	А	1

FirstRanker.com

www.FirstRanker.com

- 3. a) Tabulate the PAL programmable table and mark the fuse map in a PAL diagram for the BCD to Excess-3 code converter.
  - b) Discuss the structures of standard PLDs and complex PLDs in detail with suitable diagram.
- Explain the basic Xilinx structure, configurable logic block and input/output block (IOB) 4. of XC4000 family with the help of suitable diagrams.
- a) Explain the pre-defined and user-defined data types of VHDL language. 5.
  - b) Explain pre-defined and user-defined attributes with the help of suitable examples.
- 6. a) What is the need of hardware description language? Explain the design flow and basic terminology of VHDL language with suitable diagrams.
  - b) Write behavioural VHDL description for the 3-bit magnitude comparator.
- 7. a) Explain various loop statements in Verilog.
  - b) Write the Verilog description of 4-bit ripple carry adder.
- 8. Write short notes on the following (any **TWO**) : www.FirstRanker.com
  - a) SRAM
  - b) Operators in VHDL
  - c) Tasks and functions in Verilog

NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

2 M-36212

(S9)-2061