

www.FirstRanker.com

www.FirstRanker.com

R19

[10]

[5+5]

Code No: 861AB

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD MCA I Semester Examinations, January - 2020 COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3hrs Max.Marks:75 Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A 5×5 Marks = 25 Explain about instruction cycle. 1.a) [5] b) What is branching? [5] Write a short note on BCD complement. [5] c) Define Memory Access time and Memory cycle time. [5] d) Explain inter processor arbitration. [5] PART - B $5 \times 10 \text{ Marks} = 50$ Differentiate Computer Organization and Computer Architecture. 2.a) Describe the concept of Input Output interrupt. [5+5] b) Explain the operation of each block of digital computer. 3.a) State the advantages and disadvantages of the single and multiple bus organization. b) [5+5] 4. Illustrate different types of addressing modes with suitable examples. [10] Write and explain the micro instruction sequence for complete instruction Sequence. 5.a) Elaborate on control memory. b) [5+5] Explain the floating point arithmetic operations in detail with diagrams. 6.a) Explain the operation of carry look ahead adder. b) [5+5] Derive an algorithm and flowchart adding and subtracting two fixed point binary 7.a) b) Explain non-restoring division algorithm with example. [5+5] Explain memory mapped I/O. 8.a) Describe in detail about Virtual memory. b) [5+5] 9.a) Explain DMA operation with a neat diagram. Explain different types of priority interrupts. [5+5] b) Explain pipelining operation. Explain how branch instructions effect pipelining 10.

operation.

OR

Explain the synchronous and asynchronous data transfer.
Explain in detail about inter processor synchronization.