

### www.FirstRanker.com

www.FirstRanker.com

Code No: 841AB

R17

# JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD MCA I Semester Examinations, June/July - 2018 COMPUTER ORGANIZATION

Time: 3hrs Max.Marks:75

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

#### PART - A

 $5 \times 5$  Marks = 25

- 1.a) What is grey code? What is its importance? [5] b) Briefly discuss memory hierarchy of a system. [5] Give the instruction formats of 8086 processor. c)
  - What are the three ways that computer buses can be used to communicate with memory d) and I/O?
  - Illustrate the vector operations carried out on vector processors. e)

# PART - B

 $5 \times 10 \text{ Marks} = 50$ 

[5]

Simplify the Boolean function F together with the don't-care conditions d in 2. a) sum of products form and b) product-of-sums form.

 $F(w, x, y, z) = \Sigma (0,1,2,3,7,8,10)$ 

 $d(w, x, y, z) = \Sigma (5, 6, 11, 15)$ 

[5+5]

- Draw the logic diagram of a 2-to-4 line decoder with only NOR gates. Include an enable 3. input. [10]
- Discuss organization of a 2M × 32 memory module using 512K × 8 static memory chips 4. with a diagram.

### OR

- 5. A digital computer has a memory unit of 64K \* 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.
  - a) How many bits are there in the tag, index, block and word fields of the address format?
  - b) How many bits are there in each word of cache and how are they divided into function? Include a valid bit. [5+5]
- What are the various addressing modes supported by 8086? Explain them with relevant 6. instructions. [10]

### OR

Write an assembly language program to check whether a given number is prime or not. 7. Trace your program for two test cases. [10]





## www.FirstRanker.com

www.FirstRanker.com

- Design parallel priority interrupt hardware for a system with 8 interrupt sources. [10]
- Explain the need of separate IO processor in a computer system and depict the communication between CPU and this processor. [10]
- What is meant by pipelining? How does it improve the performance of a system? Explain with relevant examples. [10]

OR

 Discuss cache coherence problem in multi processor system and discuss any one mechanism to address this problem. [10]

---ooloo---

