

FirstRanker.com Enrolment No. www.FirstRanker.com www.FirstRanker.com **GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER- III (New) EXAMINATION - WINTER 2019** Date: 3/12/2019 Subject Code: 3130704 **Subject Name: Digital Fundamentals** Time: 02:30 PM TO 05:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. MARKS (a) Do as Directed 0.1* 03 1. Given that $(16)_{10} = (100)_x$. Find the value of x. 2. Add (6E)₁₆ and (C5)₁₆. 3. $(101101110110110)_2 = (____)_8 = (____)_{16}$. State and explain De Morgan's theorems with truth tables. 04 **(b)** (c) Implement AND, OR, & EX-OR gates using NAND & NOR gates. 07 Q.2 Express the Boolean function F = A + B'C in a sum of minterms. 03 (a) (b) Reduce the expression F = A [B + C'(AB + AC')]04 Simplify the following Boolean function by using the tabulation method. (c) 07 $F(A, B, C, D) = \Sigma m (0, 1, 2, 8, 10, 11, 14, 15)$ OR (c) Using D & E as the MEV, Reduce 07 F = A'B'C' + A'B'CD + A'BCE' + A'BC'E + AB'C + ABC + ABC'D'.Simplify the Boolean function 0.3 (a) 03 $F(w, x, y, z) = \Sigma m (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$ Design 1 - bit Magnitude Comparator. 04 **(b)** Design a full adder and realize full adder using 3X8 Decoder and 2 OR gates. 07 (c) OR Q.3 Simplify the Boolean function F = A'B'C' + B'CD' + A'BCD' + AB'C'03 **(a)** Explain 4 – bit parallel adder. **(b)** 04 Implement the following function using 8X1 MUX 07 (c) $F(A, B, C, D) = \Sigma m (0, 1, 3, 4, 8, 9, 15)$ Explain SR flip-flop using characteristic table & characteristic equation. 03 **Q.4 (a)** Explain the working of SISO shift register. 04 **(b)** Design a counter with the following binary sequence: 0, 1, 3, 7, 6, 4 and (c) 07 repeat. Use T – flip-flops. OR **Q.4** What is the race around condition in JK flip-flop? 03 **(a)** Design 4-bit Ring counter using D flip-flip. 04 **(b)** Design JK flip-flip using D flip-flip. (c) 07 Explain the specification of D/A converter. **Q.5 (a)** 03 Explain R-2R ladder type D/A converter, 04 **(b)** Explain Successive Approximation type A/D converter. (c) 07 OR Q.5 Explain classification of Memories. 03 (a) Explain the types of ROM. 04 **(b)** A combinational circuit is defined by the function 07 (c) $F_1(A, B, C,) = \Sigma m (4, 5, 7)$ $F_2(A, B, C,) = \Sigma m (3, 5, 7)$

Implement the circuit with a PLA having 3 inputs, 3 product term & 2 outputs.
