

www.FirstRanker.com

Enrolwww.PfrstRanker.com

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

BE - SEMESTER- III (New) EXAMINATION – WINTER 2019 de: 3131102 Date: 30/11/2019

Subject Code: 3131102

Subject Name: Digital System Design

Time: 02:30 PM TO 05:00 PM

**Total Marks: 70** 

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

## MARKS **Q.1** State and prove De Morgan's theorem for 2 variables. 03 (a) Differentiate between combinational and sequential circuits. 04 **(b)** (c) Design 4-bit binary to Grey code converter circuit and draw the logic 07 diagram. 0.2 Define canonical and standard forms of Boolean function and give their 03 (a) examples. Convert 375.125 into base 2, base 8, base 16 and BCD. 04 **(b)** (c) Simplify the Boolean function $F(A,B,C,D) = \sum (1,3,7,11,15)$ using K-07 map if don't care conditions are 0, 2 and 5. Draw the simplified logic diagram only using NAND gates. OR Compare TTL, ECL and CMOS logic families and draw CMOS 07 (c) inverter logic circuit. Define: Encoder, Decoder, De-multiplexer. 03 Q.3 **(a)** Describe full adder circuit with truth table and logic diagram. 04 **(b)** Implement the Boolean function $F(W,X,Y,Z) = \sum (0,1,3,4,8,9,15)$ using 07 (c) suitable multiplexer. OR Briefly explain the steps for VLSI design flow. Q.3 03 **(a)** Define a parity bit and design 3-bit odd parity generator circuit. **(b)** 04 Describe working principle of Programmable Logic Array with block (c) 07 diagrams. Derive excitation tables for R-S, J-K and T flip-flops. 0.4 03 (a) Discuss working of clocked delay type flip-flop with characteristic 04 **(b)** table and logic diagram. Describe the operation of 4-bit bidirectional shift register with logic 07 (c) diagram. OR **Q.4** Define: Register, Ripple counter, Synchronous counter. 03 **(a)** Explain working of Toggle flip-flop with characteristic table and logic 04 **(b)** diagram. Design a counter that counts the sequence as 0, 1, 2, 4, 5, 6 and rolls 07 (c) over to 0 again. Use +ve edge triggered J-K flip-flops. 03 Q.5 **(a)** Compare asynchronous and synchronous state machines. **(b)** Discuss general state machine architecture. 04 (c) Define state table & state diagram. Draw state diagram of a state 07



**FirstRanker.com** Firstranker's machine with state with first Ranker Comble-1. The state in State in State of the state of B.

## OR

- Q.5 Discuss working fundamentals behind FINFET. **(a)** 
  - State various types of D/A converters and briefly explain any one of 04 **(b)** them.
  - Explain dual slope type A/D converter in detail. 07 (c)

Present State AB	Next State AB		Output Y	
	X=0	X=1	X=0	X=1
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0

Table-1.

03