

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER– IV (New) EXAMINATION – WINTER 2019****Subject Code: 2140707****Date: 13/12/2019****Subject Name: Computer Organization****Time: 10:30 AM TO 01:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Explain following terms: 1) Micro-Operation 2) Micro-instruction 3) Pseudo instruction.	<b>03</b>
	(b) Draw a diagram of 4-bit binary incrementer and explain it briefly.	<b>04</b>
	(c) List and explain any seven addressing mode.	<b>07</b>
<b>Q.2</b>	(a) Write a truth table of three state buffer and explain high impedance state in it with logic symbol diagram.	<b>03</b>
	(b) What is Flynn's taxonomy? Explain it in brief.	<b>04</b>
	(c) Explain shift micro-operations with necessary diagrams.	<b>07</b>
	<b>OR</b>	
	(c) Draw and explain a flowchart of interrupt cycle.	<b>07</b>
<b>Q.3</b>	(a) Write micro-instruction format and give one example.	<b>03</b>
	(b) Briefly explain any four characteristics of RISC.	<b>04</b>
	(c) What is role of first pass assembler? Explain assembler's second pass with flowchart.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) What is overlapped register window in RISC?	<b>03</b>
	(b) Draw and explain flow chart of address sequencing.	<b>04</b>
	(c) Explain Design of Control Unit with block diagram.	<b>07</b>
<b>Q.4</b>	(a) Explain the following instructions: CIL, SNA, INP.	<b>03</b>
	(b) Explain memory interleaving.	<b>04</b>
	(c) Name various CPU organizations and explain any one in detail.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) What are the various ways to handle branch difficulties? Explain any one in detail.	<b>03</b>
	(b) Explain crossbar switch interconnection structures.	<b>04</b>
	(c) Explain array multiplier with logic diagram.	<b>07</b>
<b>Q.5</b>	(a) Describe following: 1) Locality of reference 2) Cache memory 3) Hit ratio.	<b>03</b>
	(b) Write a short note on DMA.	<b>04</b>
	(c) Explain Booth Multiplication Algorithm with example.	<b>07</b>
	<b>OR</b>	
<b>Q.5</b>	(a) Differentiate isolated I/O and Memory mapped I/O.	<b>03</b>
	(b) List and describe dynamic arbitration algorithms.	<b>04</b>
	(c) What is cache memory mapping? Explain direct cache memory mapping in detail.	<b>07</b>

\*\*\*\*\*