

# GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER– III (New) EXAMINATION – WINTER 2019

**Subject Code: 2130306**

**Date: 5/12/2019**

**Subject Name: Fundamentals of Digital Design**

**Time: 02:30 PM TO 05:00 PM**

**Total Marks: 70**

**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Convert number $(10.11)_2$ into decimal, hexa and octal numbers.	<b>03</b>
	(b) Draw the symbol and truth tables of Ex-OR, Ex-NOR, NAND and NOR logic gates.	<b>04</b>
	(c) Simplify the function $F = \sum(0, 3, 4, 6, 8, 10, 12, 14)$ with and without don't care conditions $d = \sum(1, 2, 9, 11)$ and compare results.	<b>07</b>
<b>Q.2</b>	(a) Give the full form of DL, RTL, DTL, TTL, ECL logic family.	<b>03</b>
	(b) Define terms: fan-in, fan-out, switching times and noise margin.	<b>04</b>
	(c) Simplify the following Boolean functions to a minimum numbers of literals.	<b>07</b>
	1. $F1 = XYZ + X'Y + XYZ'$	
	2. $F2 = (X + Y + Z)(X)(Y)(Z)$	
	3. $F3 = X + XY + XYZ + XY' + XZ'$	
	4. $F4 = A'B'C' + B'CD' + A'BCD' + AB'C'$	
	<b>OR</b>	
	(c) Simplify the Boolean Function by using the tabulation method: $F = \sum(0, 1, 2, 8, 10, 11, 14, 15)$	<b>07</b>
<b>Q.3</b>	(a) Explain De Morgan's Theorem and prove it.	<b>03</b>
	(b) Perform $(-8) - (-4)$ using 2's complement method.	<b>04</b>
	(c) Implement the function $F = D(A + BC) + AB'$ using NOR gates.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) Design and explain half adder circuit.	<b>03</b>
	(b) Explain operation of 4:1 multiplexer with logic diagram & truth table.	<b>04</b>
	(c) Design a BCD adder using 4 bit parallel adder blocks and basic gates.	<b>07</b>
<b>Q.4</b>	(a) Explain types of ROMs.	<b>03</b>
	(b) Explain working of JK- flip-flop with diagram.	<b>04</b>
	(c) Design 4-bit binary to BCD code convertor.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) Define PLA with block diagram.	<b>03</b>
	(b) Write a short note on shift register.	<b>04</b>
	(c) Design and explain 4 bit magnitude comparator.	<b>07</b>
<b>Q.5</b>	(a) Draw and explain RS flip flop.	<b>03</b>
	(b) Explain R-2R ladder type DAC.	<b>04</b>
	(c) Draw and explain 3 bit binary counter using JK flip flop.	<b>07</b>
	<b>OR</b>	
<b>Q.5</b>	(a) Explain state diagram with example.	<b>03</b>
	(b) Explain successive approximation type ADC.	<b>04</b>
	(c) What is the full form of FPGA? Explain the basic block diagram of FPGA.	<b>07</b>

\*\*\*\*\*