FirstRanker.com

## s choice www.FirstRanker.com Enrolwew!FirstRanker.com GUJARAT TECHNOLOGICAL UNIVERSITY

**BE - SEMESTER-IV(NEW) - EXAMINATION - SUMMER 2019** 

~ -		<b>L - SEMIESTER-IV(NEW) - EXAMINATION - SUMMER 2019</b>		
Subje	ect Cod	le:2140707 Date:17/05/	2019	
Subje	ect Nan	ne: Computer Organization		
Time:02:30 PM TO 05:00 PM Total Mar			ks: 70	
Instructions:				
		empt all questions.		
		ke suitable assumptions wherever necessary.		
	3. Figu	ures to the right indicate full marks.		
			MARKS	
0.1	(-)	Will at in The Otate harfford Willing it is an effect to former a hore sector of		
Q.1	(a) (b)	What is Tri-State buffer? Why it is useful to form a bus system?	03 04	
	<b>(b</b> )	Explain LDA and STA instructions with its micro-operations with relevant D and T notations.	04	
			07	
	(c)	Draw and explain second pass of assembler with its flow chart.	07	
Q.2	(a)	In zero-address instructions format, how data from memory is	03	
-		accessed? Explain with example.		
	<b>(b)</b>	Draw and explain 4-segment pipeline with space-time diagram.	04	
	(c)	Draw flowchart for instruction cycle and explain it.	07	
		OR		
	(c)	Write an assembly language program to multiply two positive	07	
		numbers.		
Q.3	(a)	What do you mean by instruction set completeness? Explain.	03	
	(b)	Draw and explain 20 bits microinstruction code format.	04	
	(c)	Explain RISC and CISC processor. OR	07	
Q.3	<b>(a)</b>	Explain arithmetic shift left operation. Describe how overflow is	03	
		handled.		
	<b>(b</b> )	Explain DMA with diagram.	04	
	( <b>c</b> )	Explain three-address, two-address and one-address instructions	07	
<b>.</b>		with example.		
Q.4	(a)	Explain instructions: - BSA, ISZ, SZE	03	
	(b)	Explain overlapped register windows.	04	
	( <b>c</b> )	Explain Booth's algorithm with flowchart. OR	07	
Q.4	<b>(a)</b>	What is register stack? Explain Push operation.	03	
<b>V.</b> -	(a) (b)	List addressing modes and explain any two of them.	03 04	
	(c)	Explain BCD adder with diagram.	07	
	(0)		01	
Q.5	<b>(a)</b>	Explain daisy chain arbitration.	03	
	<b>(b</b> )	Differentiate between tightly coupled and loosely coupled systems.	04	
	(c)	Explain paging and address translation with example.	07	
05	(-)	OR What is eache scherones? Eurlain in brief	0.2	
Q.5	(a) (b)	What is cache coherence? Explain in brief.	03 04	
	<b>(b</b> )	What is cache memory? Explain how it enhances speed of accessing data?	04	
	(c)	What is asynchronous data transfer? Differentiate between strobe	07	
		control method and handshaking method.	07	
		vontor montos una nanaonaking montos.		

## \*\*\*\*