

www.FirstRanker.com

Enrolment.FirstRanker.com

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

<b>BE - SEMESTER-III (NEW) EXAMINATION - SUMMER 2019</b>			
Subject Code: 2130306 Date: 18			06/2019
Subject Name: Fundamentals of Digital Design			
Time: 02:30 PM TO 05:00 PM Total Mark			rks· 70
Infic: 02.30 I WI TO 03.00 I WI I O I Otal Walks.			
msuu	1. A	ttempt all questions.	
	2. M	Take suitable assumptions wherever necessary.	
	3. F	igures to the right indicate full marks.	
			MARKS
Q.1	(a)	Perform BCD subtraction using 9's complement for : (151.6 - 89.7) <sub>10</sub>	03
	<b>(b</b> )	Draw logic symbols for Bubbled-AND & NOR gate. Prove that both give same output using truth table.	04
	( <b>c</b> )	Draw AOI logic for $(A'B + AB')$ and convert it to NAND and NOR logic.	07
Q.2	(a)	Which are called Universal Logic Gates? Explain with one example why?	03
	<b>(b)</b>	Expand $A(B' + A)B$ to maxterms and minterms.	04
	( <b>c</b> )	Reduce the following expression using K-map and implement it in universal logic: $\sum_{n=1}^{\infty} (0, 1, 2, 2, 4, (-2, 0, 10, 11))$	07
		2 m(0, 1, 2, 3, 4, 0, 8, 9, 10, 11)	
	(a)	<b>UK</b> Minimize the following expression using tabulation methods	07
	(C)	$\sum m(0, 1, 2, 8, 0, 15, 17, 21, 24, 25, 27, 21)$	07
03	(n)	$\Delta III(0, 1, 2, 0, 9, 13, 17, 21, 24, 23, 27, 31)$ Explain Half subtractor in detail with equations and NOP logic	03
Q.5	(a)	circuit	05
	(h)	Explain 4x1 multiplexer in detail	04
	(c) (c)	Design 2-bit parallel adder using Look-Ahead Carry.	07
	(•)	OR	01
0.3	(a)	Explain Half-adder in detail with equations and NAND logic circuit.	03
	(b)	Explain 4-bit ripple adder with block diagram.	04
	(c)	Design a combination circuit where input given at $D_1$ of $2x1$	07
		multiplexer can be displayed at D <sub>3</sub> output of 1x4 demutiplexer.	
Q.4	(a)	What are Active-High and Active-Low configurations? Explain in detail.	03
	<b>(b</b> )	Explain edge triggered D Flip flop.	04
	(c)	Explain NAND gate S-R latch and NOR Gate S-R latch with truth table and Logic circuit.	07
		OR	
Q.4	(a)	List different applications of Flip-Flops.	03
	(b)	Explain edge triggered T Flip flop.	04
	(c)	Explain edge triggered JK Flip-flop for Active-High and Active-	07
05	$(\cdot)$	Low configuration.	0.7
Q.5	(a)	FOF DAL define: (1) Desolution (2) Offset Values	03
	( <b>b</b> )	(1) Resolution, (2) Setting time (3) Unset Voltage	Ω4
	(U)	Explain Flogrammable Array Logic (PAL) with dasic circuit	04
	ഹ	Suuciuit. Explain Serial-IN Serial-OUT shift register	07
	$(\mathbf{U})$	Explain behar in behar 001 sint register.	07



## www.FirstRanker.com OR

- Q.5 (a) List types of A/D convertors.
  - 03 Using simplified connection method in PLA circuits draw circuit **(b)** 04 for following functions:
    - $F_1 = AB'C + A'B'C + AC$
    - $F_2 = ABC + AB' + C$
  - (c) Explain BCD to Seven Segment decoder for common-cathode LED 07 display.

\*\*\*\*\*

www.firstRanker.com