## GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-III (NEW) EXAMINATION - SUMMER 2019

Subject Code: 2130306
Date: 18/06/2019
Subject Name:Fundamentals of Digital Design
Time: 02:30 PM TO 05:00 PM
Total Marks: 70

## Instructions:

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

## MARKS

Q. 1 (a) Perform BCD subtraction using 9's complement for :
(b) Draw logic symbols for Bubbled-AND \& NOR gate. Prove that both give same output using truth table.
(c) Draw AOI logic for $\left(\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AB}^{\prime}\right)$ and convert it to NAND and NOR logic.
Q. 2 (a) Which are called Universal Logic Gates? Explain with one example ..... 03 why?
(b) Expand $\mathrm{A}\left(\mathrm{B}^{\prime}+\mathrm{A}\right) \mathrm{B}$ to maxterms and minterms. ..... 04
(c) Reduce the following expression using K-map and implement it in ..... 07 universal logic: $\Sigma \mathrm{m}(0,1,2,3,4,6,8,9,10,11)$
OR
(c) Minimize the following expression using tabulation method: ..... 07$\Sigma \mathrm{m}(0,1,2,8,9,15,17,21,24,25,27,31)$
Q. 3 (a) Explain Half-subtractor in detail with equations and NOR logic ..... 03circuit.
(b) Explain $4 \times 1$ multiplexer in detail. ..... 04
(c) Design 2-bit parallel adder using Look-Ahead Carry. ..... 07
Q. 3 (a) Explain Half-adder in detail with equations and NAND logic circuit. ..... 03
(b) Explain 4-bit ripple adder with block diagram. ..... 04
(c) Design a combination circuit where input given at $D_{1}$ of $2 \times 1$ ..... 07multiplexer can be displayed at $\mathrm{D}_{3}$ output of 1 x 4 demutiplexer.
Q. 4 (a) What are Active-High and Active-Low configurations? Explain in ..... 03detail.
(b) Explain edge triggered D Flip flop. ..... 04
(c) Explain NAND gate S-R latch and NOR Gate S-R latch with truth ..... 07 table and Logic circuit.
OR
Q. 4 (a) List different applications of Flip-Flops. ..... 03
(b) Explain edge triggered T Flip flop. ..... 04
(c) Explain edge triggered JK Flip-flop for Active-High and Active- ..... 07Low configuration.
Q. 5 (a) For DAC define: ..... 03
(1) Resolution, (2)Settling time (3) Offset Voltage
(b) Explain Programmable Array Logic (PAL) with basic circuit ..... 04structure.(c) Explain Serial-IN Serial-OUT shift register.07
Q. 5 (a) List types of A/D convertors. ..... 03
(b) Using simplified connection method in PLA circuits draw circuit ..... 04for following functions:
$\mathrm{F}_{1}=\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{AC}$
$\mathrm{F}_{2}=\mathrm{ABC}+\mathrm{AB}^{\prime}+\mathrm{C}$
(c) Explain BCD to Seven Segment decoder for common-cathode LED 07
display.

