FirstRanker.com ker's choice Enroww.thirstRanker.com www.FirstRanker.com **GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-VI(OLD) - EXAMINATION - SUMMER 2019** Subject Code:161004 Date:20/05/2019 Subject Name: VLSI Technology And Design Time:10:30 AM TO 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. 07 **Q.1** (a) Draw & explain Y Chart. (b) Explain basic steps of LOCOS isolation with necessary diagram. 07 Q.2 **(a)** Derive the current equation for an n channel MOSFET transistor operating in the 07 saturation region. **(b)** Calculate the threshold voltage V_{TO} , for a polysilicon gate n-channel MOS 07 transistor, with the following parameters: Substrate doping density $N_A = 10^{16}$ cm⁻³, polysilicon gate doping density $N_D = 2 \times 10^{20}$ cm⁻³, gate oxide thickness t_{ox} = 500Å, and oxide interface fixed charge density $N_{ox} = 4x10^{10}$ cm⁻². (KT/q=0.026V, $n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$, $\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$, $\epsilon_{Si} = 11.7 \times \epsilon_0 \text{ F/cm}$, $\epsilon_{0x} = 3.97 \times \epsilon_0 \text{ F/cm}$) OR (b) Discuss different operating regions of the MOSFET and derive the equation for 07 the depth of depletion region width. (a) Draw the inverter circuit with resistive type load. Derive critical voltages points 07 Q.3 V_{OH} , V_{OL} , V_{IH} and V_{IL} (b) Consider a CMOS inverter circuits with the following parameters: 07 V_{DD} = 3.3V, $V_{T0,n}$ = 0.6V, $V_{T0,p}$ = -0.7V, k_n = 200uA/v², k_p = 80uA/v². Calculate the noise margin of the circuit. OR (a) Explain Elmore delay calculation method for complex RC network. Derive the Q.3 07 formula for Elmore delay T_{DN}. (b) Consider a resistive load inverter circuit with $V_{DD} = 5v$, $k_n' = 20uA/v^2$, $V_{T0} =$ 07 0.8v, $R_L = 200k\Omega$ and W/L = 2. Calculate the critical voltages V_{OH} , V_{OL} , V_{IH} and V_{IL} on the VTC and find the noise margins of the circuits. Realize the Boolean function F = [(A(D+E)+BC])' using NMOS depletion load. 07 0.4 (a) Explain in detail CMOS SR latch circuit based on NOR2. 07 **(b)** OR Implement F= A XOR B using eight transistor CMOS transmission gate. 0.4 07 (a) (b) Draw CMOS negative edge triggered master slave D flip-flop & explain its 07 working. Explain the basic principal of pass transistor circuit. Explain Logic '1' transfer Q.5 (a) 07 and logic '0' transfer. (b) What is latch up? Mention the causes of the latch-up and its prevention 07 techniques for CMOS inverter.

OR

- (a) What is the need for voltage bootstrapping? Explain dynamic voltage 07 Q.5 bootstrapping circuit with necessary mathematical analysis. 07
 - (b) Explain in detail: Adhoc testable design techniques.
