

# GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-IV (NEW) EXAMINATION – WINTER 2018

**Subject Code:2140707**
**Date:05/12/2018**
**Subject Name:Computer Organization**
**Time: 02:30 PM TO 05:00 PM**
**Total Marks: 70**
**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Represent $(8620)_{10}$ in (1) binary (2) Excess-3 code and (3) 2421 code.	<b>03</b>
	(b) Explain 4-bit adder-subtractor with diagram.	<b>04</b>
	(c) Explain four types of instruction formats.	<b>07</b>
<b>Q.2</b>	(a) Explain selective set, selective complement and selective clear.	<b>03</b>
	(b) Explain error detection with odd parity bit.	<b>04</b>
	(c) Draw the block diagram of 4-bit arithmetic circuit and explain it in detail.	<b>07</b>
	<b>OR</b>	
	(c) Explain flow chart of Interrupt Cycle with diagram.	<b>07</b>
<b>Q.3</b>	(a) Explain logical shift, circular shift and arithmetic shift micro operations.	<b>03</b>
	(b) Explain following instructions: (1) AND (2) BUN (3) STA (4) ISZ	<b>04</b>
	(c) What is register stack? Explain push and pop micro-operations.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) Explain Three-state bus buffer.	<b>03</b>
	(b) Explain Direct and Indirect Addressing.	<b>04</b>
	(c) Explain second pass of an assembler with diagram.	<b>07</b>
<b>Q.4</b>	(a) Write brief note on subroutine call and return	<b>03</b>
	(b) Draw space-time diagram for 4-segment pipeline with 8 tasks.	<b>04</b>
	(c) Write an assembly program to multiply two positive numbers.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) Write brief note on RISC.	<b>03</b>
	(b) Explain Booth Multiplication Algorithm.	<b>04</b>
	(c) Write an assembly program to add 10 numbers from memory.	<b>07</b>
<b>Q.5</b>	(a) Describe SIMD array processor.	<b>03</b>
	(b) Explain BCD adder in brief.	<b>04</b>
	(c) How main memory is useful in computer system? Explain the memory address map of RAM and ROM.	<b>07</b>
	<b>OR</b>	
<b>Q.5</b>	(a) Describe the followings : 1) Data dependency 2) Pseudo instruction 3) Effective address	<b>03</b>
	(b) Explain Daisy chain priority interrupt.	<b>04</b>
	(c) Discuss associative mapping and direct mapping in organization of cache memory.	<b>07</b>

\*\*\*\*\*