

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER-VI (OLD) EXAMINATION – WINTER 2018****Subject Code:161004****Date: 27/11/2018****Subject Name: VLSI Technology And Design****Time: 02:30 PM TO 05:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Explain VLSI design flow.	<b>07</b>
	(b) Write short note on CMOS Transmission Gates.	<b>07</b>
<b>Q.2</b>	(a) Describe fabrication process of MOSFET.	<b>07</b>
	(b) Define following operating regions for the MOS system with suitable energy band diagrams: (a) Accumulation (b) Depletion (c) Inversion	<b>07</b>
	(b) Derive the expression of threshold voltage of an n-channel MOSFET.	<b>07</b>
<b>Q.3</b>	(a) Draw CMOS inverter circuit, its VTC and derive $V_{IH}$ and $V_{IL}$ .	<b>07</b>
	(b) Consider a CMOS inverter circuit with the following parameters: $V_{DD} = 3.3 \text{ V}$ , $V_{To,n} = 0.6 \text{ V}$ , $V_{To,p} = -0.7 \text{ V}$ , $K_n = 200 \mu\text{A/V}^2$ , $K_p = 80 \mu\text{A/V}^2$ . Calculate the noise margins of the circuit.	<b>07</b>
<b>Q.3</b>	(a) Draw resistive load inverter circuit and derive $V_{OH}$ , $V_{OL}$ , $V_{IL}$ , and $V_{IH}$ .	<b>07</b>
	(b) Design a resistive-load inverter with $R = 1 \text{ k}\Omega$ , such that $V_{OL} = 0.2 \text{ V}$ . The enhancement-type nMOS driver transistor has the following parameters $V_{DD} = 5.0 \text{ V}$ , $V_{To} = 1.0 \text{ V}$ , $\mu_n C_{ox} = 30 \mu\text{A/V}^2$ . Determine the required aspect ratio, $W/L$ .	<b>07</b>
<b>Q.4</b>	(a) Define propagation delay and derive the expression for $\tau_{PHL}$ for CMOS Inverter. Assume ideal step as an input to CMOS Inverter.	<b>07</b>
	(b) Explain the basic principle of pass transistor circuit. Explain logic '1' transfer and logic '0' transfer.	<b>07</b>
<b>Q.4</b>	(a) Write a note on CMOS Ring Oscillator circuit.	<b>07</b>
	(b) Explain the dynamic CMOS logic (Precharge – Evaluation) and discuss the cascading problem in dynamic CMOS logic.	<b>07</b>
<b>Q.5</b>	(a) Implement following Boolean logic equation using Transmission Gate (TG). $Y = AB + A'C' + AB'C$	<b>07</b>
	(b) Discuss the on-chip clock generation and distribution.	<b>07</b>
<b>Q.5</b>	(a) Explain Built In Self Test (BIST) in detail.	<b>07</b>
	(b) Give comparison between FPGA and CPLD.	<b>07</b>

\*\*\*\*\*