

# GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VIII (NEW) EXAMINATION – WINTER 2018

**Subject Code: 2181107**
**Date: 15/11/2018**
**Subject Name: Testing And Verification**
**Time: 02:30 PM TO 05:00 PM**
**Total Marks: 70**
**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

		MARKS
<b>Q.1</b>	(a) Define or briefly explain following terms: 1. Reliability 2. Repair time 3. Rule of ten	<b>03</b>
	(b) Discuss the Transport Delay, Inertial Delay, wire delay and functional element delay in brief.	<b>04</b>
	(c) Discuss combinational testability analysis by using necessary equation of controllability and observability.	<b>07</b>
<b>Q.2</b>	(a) Explain the importance of verification.	<b>03</b>
	(b) Write the types of test bench and explain any one of them.	<b>04</b>
	(c) Draw and explain Enhanced Scan Architecture.	<b>07</b>
	<b>OR</b>	
	(c) Draw Muxed-D scan cell and explain full-scan design approach with necessary diagram using this scan cell.	<b>07</b>
<b>Q.3</b>	(a) What is the importance of Test Point Insertion approach?	<b>03</b>
	(b) Draw LSSD (Level sensitive scan design) scan cell design and explain its operation with help of waveforms.	<b>04</b>
	(c) What do you understand by stuck-at-faults? Draw half-adder circuit and discuss all possible stuck-at-faults for this circuit as well as find a set of optimum test vectors to detect these stuck-at-faults.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) Determine probability based controllability and observability for 3 inputs OR gate.	<b>03</b>
	(b) Draw clocked scan cell design and explain its operation with help of waveforms.	<b>04</b>
	(c) Discuss all possible transistor faults in two-input CMOS NOR gate and the method of testing each of them.	<b>07</b>
<b>Q.4</b>	(a) Write a VHDL/Verilog test bench for 4 X 1 Mux.	<b>03</b>
	(b) Define Hazard. List out different type of Hazard.	<b>04</b>
	(c) Discuss the deductive fault simulation.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) Write a VHDL/Verilog test bench for half adder.	<b>03</b>
	(b) Define Logic Element Evaluation. Explain any one type of Logic Element Evaluation technique.	<b>04</b>
	(c) Discuss the two pass event driven simulation. Explain in detail.	<b>07</b>

- Q.5 (a) Explain scan design rule for Gated clock design style. **03**  
(b) Explain the levels of verification. **04**  
(c) Explain the verification plan. **07**
- OR**
- Q.5 (a) Explain scan design rule for Derived clock design style and give recommended solution. **03**  
(b) Explain the architecture of test bench **04**  
(c) Explain the verification flow. **07**

\*\*\*\*\*

www.FirstRanker.com