

Seat No.:

www.FirstRanker.com

www.FirstRanker.com

Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-VIII(OLD) EXAMINATION - WINTER 2017 Subject Code: 180802 Date: 02-11-2017 Subject Name: VLSI Technologies Time: 02:30 pm TO 5:00 pm Total Marks: 70 Instructions: Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Explain the VLSI design flow by Y-chart and its simplified view Q-1 Discuss basic steps of fabrication. Q-2 (a) Explain Channel Length Modulation 7 (b) Explain energy band diagram of MOS structure at surface inversion and derive the 7 equation of threshold voltage. O-2 (b) Derive the expression for drain current as a function of VGS, VDS and VSB for all three region of operation of MOSFET using Gradual Channel Approximation. Explain the functioning of depletion load nMOS inverter and derive critical voltage 7 points VOH, VOL, VIL and VIH. (b) Give the delay time definitions and calculation of delay times. 7 Draw two types of enhancement - load n-MOS inverter circuits and compare both. O-3 (a) Write a short note on MOSFET Capacitance. 7 Concept of regularity, modularity and locality. O-4 (a) (b) Explain Device Isolation Technique and Locos. 7 Write a short note on FPGA. O-4 (a) Explain CMOS Transmission gates (or Pass Gates). 7 Ad HOC testable design techniques Q-5 (a) (b) Explain the basic principle of pass transistor circuit. Explain logic "1" transfer and 7 logic "0" transfer. Q-5 (a) Explain the criteria to measure the design quality to improve the chip design and 7 explain any two in brief. (b) Write a short note on Built In Self Test (BIST). 7