

Date: 02-11-2017



Subject Code:181104

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER VIII((OLD)) • EXAMINATION - WINTER 2017

Subject Name: Advanced Microprocessor Time: 02:30 pm to 05:00 pm Instructions: 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks.				
Q.1	(a)	 Explain the difference between the IDIV and DIV instruction. How many bytes of memory store a far direct jump instruction? What is stored in each of the bytes? 	02 02	
		3. How Physical address is generated in 8086?4. Why local variables are required in macro? How to define local variables in macro?	01 02	
	(b)	Explain following 8086 instruction description (i) SCASB (ii) TEST (iii) LOOPE (iv) LOCK and directives description of (i) EQU (ii) EVEN (iii) EXTRN.	07	
Q.2	(a)	Draw the interfacing diagram for 8086 base system configured in maximum mode with following specifications. (i) 8086 working at 5MHz (ii) 16 KB EPROM device (iii) 32 KB SRAM device to include IVT. Use full decoding technique. Draw memory map for above interface.	07	
	(b)	Describe in brief about following of 8086 microprocessor. (i) EU (ii) BIU OR	07	
	(b)	1.Explain the function of following pins in 8086 (i) NMI (ii) BHE (iii) DEN (iv) QS ₀ -QS ₁	04	
		2. Describe the significance of queue in 8086	03	
Q.3	(a)	Explain 8086 microprocessor in maximum mode configuration with diagram.	07	
	(b)	Draw interrupt vector table. Briefly describe the conditions which cause the 8086 to perform each of the following types of interrupts: Type 0, Type 1, Type 2, Type 3 and Type 4. OR	07	
Q.3	(a)	Write an assembly language program in 8086 to find the Factorial of a Number using Recursive procedure.	07	
	(b)	Write an assembly language program in 8086 to sort the numbers in ascending order	07	

FIR	FirstRanker.com
	Firstranker's choice.

Q.45 (a) What do you mean understaint by Address Decoding? Listwein First Rainter Com⁰⁷
Address Decoding for Memory interfacing using 8086 and explain any two among them.

(b) Explain VERW, ARPL, VERR, LSL instruction of 80286. Why does the 80286 or need to have more instructions than the 80186?

OR

- Q.4 (a) What are the various ways of segment privilege level protection in 80386 or microprocessor? Explain the operation of call gate mechanism in detail to change privilege levels
 - (b) What is virtual mode addressing? What are the steps taken in moving to **07** protected mode from real mode?
- Q.5 (a) List the types of Descriptors. Explain the task state segment descriptor in detail.O7 How does it differ from gate descriptor?
 - (b) Explain paging mechanism. Explain the page table and page directory entry with example of 80386 processor

OR

- Q.5 (a) Explain EFLAG register of 80486 in detail. What differences exist in the flags of the 80486 when compared to the 80386 microprocessor?
 - (b) Describe the five stage pipeline mechanism and branch prediction logic in detail for Pentium System.