

www.FirstRanker.com

www.FirstRanker.com

f Pages	. 02
	agoo

Total No. of Questions: 09

B.Tech. (IT) (2018 Batch) (Sem.-3) COMPUTER ARCHITECTURE

Subject Code: BTES-302-18 M.Code: 76394

Time: 3 Hrs. Max. Marks: 60

INSTRUCTIONS TO CANDIDATES:

- SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
- SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
- SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.

SECTION-A

Answer briefly :

- a. What is Structural hazard in pipelining?
- Differentiate between I's complement and 2's complement number representation systems.
- c. What are maskable and non-maskable interrupts?
- Differentiate between magnetic disks and magnetic tapes.
- e. Explain pros and cons of CISC architecture.
- Define Microinstruction and Microoperation.
- g. Write brief note on USB.
- Define Cache hit and cache miss.
- i. What are privileged and non-privileged instructions?
- j. What is Cache coherency?





SECTION-B

- Explain Interrupt and DMA mode for I/O access.
- Explain booth multiplier in detail.
- Explain in brief:
 - a. Accumulator machine
 - Stack machine
- Explain components of instruction cycle.
- Discuss PC relative and Base register addressing mode

SECTION-C

- Explain various stages in instruction pipelining. Discuss in detail methods to handle Data hazards.
- 8. Explain below page replacement algorithms with examples :
 - a. FIFO
 - b. LIFO
 - Least recently used
 - d. Optimal Page replacement
- Give the hardware organization of associative memory. Why associative memory is faster than other memories? Deduce the logic equation used to find the match in the associative memory.

NOTE: Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

2 M-76394 (S2)- 1224

