

## www.FirstRanker.com

www.FirstRanker.com

of Pages :	02
OT I	ages :

Total No. of Questions: 18

B.Tech. (ECE) (Sem.-7) CMOS BASED DESIGN Subject Code: BTEC-908 M.Code: 71912

Time: 3 Hrs. Max. Marks: 60

#### INSTRUCTIONS TO CANDIDATES:

- SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
- SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
- SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.

# SECTION-A

## Write briefly:

- Design a 3 input NOR gate using CMOS inverter.
- Explain pull-up and pull-down networks for CMOS togic.
- Draw drain current vs. voltage chart for MOS transistor.
- Give the steps of CMOS processing
- Define photolithography.
- Define propagation delay time.
- 7) What do you mean by linear delay model?
- Define circuit family.
- Explain glitching transitions.
- Define the term sizing.



1 M - 71912 (S2) - 715



### SECTION-B

- Give various design layout rules.
- Explain the process of Photo masking with a negative resist.
- Enlist the advantages and disadvantages of scaling.
- 14) Using static CMOS, design Bubble pushing to convert ANDs and ORs to NANDs and NORs.
- Explain the optimization of Domino logic.

# SECTION-C

- Explain all the steps of fabrication process with diagrams.
- www.FirstRanker.com Explain Gate and shallow source/drain formation.
- Explain transistor and interconnect scaling.

NOTE: Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

2 | M - 7 1 9 1 2 (S2)-715

