(Following Paper ID and Roll No. to be filled in your Answer Books)

Printed Pages: 3

VEC 304

Paper ID: 2289462 Roll No.

B.TECH.

SWITCHING THEORY AND LOGIC DESIGN Regular Theory Examination (Odd Sem - III), 2016-1

Time: 3 Hours

Section - A

Max. Marks: 100

Attempt all parts. All parts carry equal marks. Write answer of each part in short $(10 \times 2 = 20)$

Convert (153.513)₁₀ to an octal number

- binary number sequence. Write the advantages of gray code over the straight
- Give the general procedure for converting a multilevel AND-OR diagram into an all NANE diagram.

င

- Draw the logic diagram of half subtractor.
- Specify the purpose of valid bit indicator in priority encoder.

<u>e</u> <u>a</u>

- Give the function table of SR latch
- Express the characteristic equation for the JK, flip-

8

(1)

MANN FIRSTRAINKE

PTO

104/12/2016/6700

www.FirstRanker.com

Compare mealy and Moore model of finite state

the register after each shift? serial input being 101111. What are the contents of The register is shifted six times to the right with The contents of a four bit register are initially 1011.

of transferring a new word to be stored into Write the steps that must be taken for the purpose

Section - B

Attempt any five questions from this section $(5 \times 10 = 50)$

Simplify the Boolean function.

$$F'(w,x,y,z) = \sum (1,3,7,11,15)$$

Which has the don't care conditions

$$d(w,x,y,z) = \sum (0,2,5)$$

Implement the following Boolean function with NAND gates

$$F(x, y, z) = \sum (1, 2, 3, 4, 5, 7)$$

B_m and two outputs Diff and B_m. The circuit subtracts x-y-B_m, where B_m is the input borrow, B_{out}

Draw the logic diagram of a two to four line decoder using NOR gates only.

is the output borrow and Diff is the difference. Design a full subtractor circuit with three inputs x,y

ဇ

NEC - 304

Construct a JK flip-flop. using a D flip-flop. a two to four one line multiplexer and an inverter.

Design a hazard free circuit for the following Boolean function $F(x_1, x_2, x_3) = \sum (1, 5, 6, 7)$

Describe the operation of four bit synchronous binary counter with neat sketch.

Draw the basic configuration of three PLDs

巴

9

Section - C

Note: Attempt any two questions from this section (2×15=30)

Minimize the following switching function using Quine-McCluskey method

 $F(x_1, x_2, x_3, x_4, x_5) = \sum (0,1,2,8,9,15,17,21,24,25,27,31)$

to Excess-3 code. Design a combinational circuit that converts a BCD code

Implement the following four boolean functions with a

S

$$W(A,B,C,D) = \sum (2,12,13)$$

$$X(A,B,C,D) = \sum (7,8,9,10,11,12,13,14,15)$$

$$Y(A,B,C,D) = \sum (0,2,3,4,5,6,7,8,10,11,15)$$

$$Z(A,B,C,D) = \sum (1,2,8,12,13)$$

MANN FIRSTRANKE

www.FirstRanker.com

(3)