dresses (in decimal) that will cause CPU.

s RAM chips of 256 × 8 and ROM computer system needs 2K bytes of ROM and 4 interface units, each memory mapped I/O configuration ghest-order bits of the address bus RAM, 01 for ROM, and 10 for

AM and ROM chips are needed? bry address map for the system as range in hexadecimal for RAM, erface

y memory management hardware? nponents of memory management

ons.

 $[2 \times 10 = 20]$

ous date transfer What are the hich it can be achieved? Explain Handshaking.

standard communication interfaces?
of synchronous communication?
suitable block diagram, Why does
over the CPU when both request
Explain.

[2600]

Printed Pages: 4



ECS-401

(Following Paper ID and Roll No. to be filled in your Answer Book)										ok)
PAPER ID : 110405										
Roll No.										

B. Tech.

(SEM. IV) THEORY EXAMINATION, 2014-15
COMPUTER ORGANIZATION

Time: 3 Hours]

[Total Marks: 100

Nate:

- (1) Attempt all question.
- (2) All question carry equal marks.
- 1 Attempt any FOUR questions.

 $[4 \times 5 = 20]$

- (a) Given the 8 bit data word 10110100, generate the 13 bit composite word for the hamming code that corrects single errors and detects double errors.
- (b) What do you mean by high speed adder? Discuss design of high speed adders.
- (c) What is the radix of the numbers if the solution to the quadratic equation $x^2-10x+31=0$ is x=5 and x=8?
- (d) Represent decimal number 8620 in (a) BCD; (b) excess-3 code; (c) 2421 code; (d) as a binary number.
- (e) Design an arithmetic circuit with one variable S and twon bit data inputs A and B. The circuits generate the following four arithmetic operations in conjunction with the input carry C_{in}. Draw the logic diagram for the first two stages.

110405]

1

[Contd...



€.

www.FirstRanker.com	www.FirstRanker. com 					
		0 1	S			
(e) (d) (b)	(f) Atte (a)	<i>D</i> = <i>D</i> =	C_{in}			
What is an array multiplier? Design that multiplies two 4-bit numbers. I binary adders. What is ROM? How does PROM die What is Stack Organization? Com and memory stack? Specify the control word that must processor to implement the following that is stack?	(f) What do you mean by Bus interconnection? Attempt any FOUR questions. (a) What are addressing modes? What i many addressing modes in your indirect and register indirect addressing modes.	= A + B(add) $= A - 1(decrement)$	n = 0			
plier? Design it numbers. I wes PROM div zation? Con zation that mus t the followin	n by Bus ns. odes? What i des in your ndirect addre	D = A + 1($D = A + B$	$C_{in=1}$			

is the need of having '+1(subtract) (increment) and explain bus

 $[4 \times 5 = 20]$

Use AND gates and n an array multiplier essing in details. machine? Discuss

iffer form EEPROM.

ist be applied to the npare register stack

ing micro-operation.

R1 ← R2+R3

 \mathfrak{S} $R4 \leftarrow R4$

 \odot ← R5-1

 $R6 \leftarrow shl R1$

 $R7 \leftarrow input$

Draw the hardware details for Booth Multiplication decimal number (-23) and (+9). algorithm and using Booth's Multiplication method multiply

110405

[Contd...

Attempt any TWO questions.

[2×10=20]

Explain the difference between hardwired control and micro programmed control. Is possible to have a hardwired control associated with a control memory?

of an example. be executed in such machine? Explain with the help How can an instruction, which requires three operands What is the meaning of the term one-address instruction?

Write a program to evaluate the arithmetic statement:

$$X = \frac{A - B + C * (D * E - F)}{G + H * K}$$

Using an accumulator type computer with one address instruction.

 Ξ

Using a stack organized computer with zero address operation instructions.

 \mathfrak{D}

Attempt any TWO question.

[2×10=20]

(a) Explain LIFO, FIFO and CPU page replacement algorithm with example.

A virtual memory has a page size of 1K words. The associative memory page table contains the There are eight pages and four blocks. following entries.

e

Page Block 2 1 3

110405]

Contd...

MMNFIRSTRANKE



Make a list of all virtual addresses (in decimal) that will cause a page fault if used by CPU.

- A Computer employs RAM chips of 256 × 8 and ROM chips 1024×8. The computer system needs 2K bytes of RAM, 4K bytes of ROM and 4 interface units, each with four registers. A memory mapped I/O configuration is used. The Two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.
 - (a) How many RAM and ROM chips are needed?
 - (b) Draw a memory address map for the system
 - (c) Give the address range in hexadecimal for RAM, ROM and interface
- What do you mean by memory management hardware? Explain the basic components of memory management unit.

5 Attempt any TWO questions.

 $[2 \times 10 = 20]$

- (a) Describe asynchronous date transfer. What are the methods through which it can be achieved? Explain Stroke control and Handshaking.
 - (b) What are the various standard communication interfaces? Explain with the help of synchronous communication?
 - Describe DMA with suitable block diagram, Why does DMA have priority over the CPU when both request a memory transfer? Explain.

110405]

4

[2600]

Printed Pages: 4



(Following Paper ID and Re PAPER ID: 110405

Roll No.

(SEM. IV) THEOR
COMPUTE

Time: 3 Hours]

Nate:

- (1) Attempt
- (2) All quest
- 1 Attempt any FOUR
 - (a) Given the 8 bit bit composite v single errors a
 - (b) What do you design of high
 - (c) What is the rac quadratic equa
 - (d) Represent dec excess-3 code;
 - n bit data input following four the input carry two stages.

110405]

WAN LIE BULKE