

Printed Pages : 4	387	NEC-501
(Following Paper ID and Roll No. to be filled in your Answer Book)		
Paper ID :131501	Roll No.	
	D Took	

(SEM. V) (ODD SEM)

# THEORY EXAMINATION, 2015-16

## INTEGRATED CIRCUITS

Time:3 hours]

[MaximumMarks:100

### Section-A

- Attempt all parts. All parts carry equal marks. Write answer of each part in short. (2x10=20)
  - (a) Why don't we normally realize the betacompensated current mirror using MOS?
  - (b) What are the basic blocks of phase-locked loop?
  - (c) What do you understand by hysteresis voltage?
  - (d) What is the role of coupling capacitor (C,) in IC 741 internal circuit?
  - Give the example of a square wave generator which utilizes positive feedback.
  - What is capture range in PLL?

www.FiretRanke

(1)

NEC-501/11600





 $\odot$ Ξ Ξ 9 Define noise margin for the CMOS inverter. Define the term V<sub>III</sub> and V<sub>IL</sub> for the CMOS inverter. The basic step of 9 bit DAC is 10.3mV, if What is the chip number for phase locked loop? produced if the input is 1011011111? 000000000 represents 0 V, what output is

6

Assume  $\beta = 125$ .

Determine Ic, Ic, Ic, for the circuit shown in figure 1.

# Note: Attempt any five questions from this section.

Section-B

2 neat circuit diagram. simple current mirror circuit? Expalin with the help of a current mirror? How does it provide improvement over What do you understand by the base current compensated

Define the slew rate. Also derive the relationship between f and slew rate for the IC 741.

Sketch the properly labeled Master Slave D flip-flop waveform of the clock signal. circuit and explain its operation with the help of proper

Give mathematical expressions in support of your What is a DAC? Describe the weighted resistor DAC.

S

2 NEC-501

1.9465

Figure 1

(10x5=50)

cycle. an output signal timer frequency of 700 Hz and 60% duty Draw the functional block diagram of IC 555 and explain its working. Design a 555 timer as an Astabel multivibrator with

properly labelled circuit diagram and give mathematical Describe the Antoniou inductance simulation circuit with expressions in support of your answer

œ

amp. What are the applications of sample and hold circuit? Describe the sample and hold circuit with the help of an op-

3

P.T.O.

9

www.FirstRanke.



## Section-C

Note: Attempt any two questions from this section.

(15x2=30)

- Describe the circuit for the KHN filter using three op-amp.
  Design a second order butterworth low-pass filter having upper cut-off frequency 1kHz. Determine its frequency response.
- Describe different regions of operation for CMOS inverter over its VTC characteristics.

Consider a CMOS inverter with following parametrs:

$$\begin{array}{l} {\rm V_{DD}} = 3.3 \; {\rm V, \, V_{T0,n}} = 0.6 {\rm V, \, V_{T0,p}} \; = \; 0.7 {\rm V, \, K_n} \; = \; 200 \; \mu \; {\rm A/V^2} \; , \\ {\rm K_p} = 80 \; \mu \; {\rm A/V^2} \end{array}$$

Calculate the noise margin of the CMOS inverter circuit.

12. Describe the Schmitt trigger with the help of proper circuit diagram and transfer characteristics. A Schmitt trigger with the upper threshold level V<sub>UT</sub> = 0V and hysteresis width is 0.2V converts 1kHz sine wave of amplitude 4V<sub>pp</sub> into a square wave. Calculate the time duration of the negative and positive portion of the output waveform.



(4)

NEC-501 / 11600

www.FiretRanke