FirstRanker.com

Roll Neww.FirstRanker.dom

B.TECH.

THEORY EXAMINATION (SEM-VI) 2016-17 ADVANCE DIGITAL DESIGN USING VERILOG

Time : 3 Hours

Max. Marks : 100 *Note* : *Be precise in your answer. In case of numerical problem assume data wherever not provided.*

SECTION – A

 $10 \ge 2 = 20$

1. **Explain the following:**

- **(a)** What are the advantages of HDLs?
- Differentiate between the unary and ternary operator. **(b)**
- Differentiate between \$monitor and \$ display. (c)
- What are the differences between assignments in always and initial constructs? **(d)**
- Given the following Verilog code, what value of "a" is displayed? **(e)**

always @ (clk) begin

a=0;

a<=1:

\$display(a);

- **(f)** What is the difference between the equality operator symbols == and ===?
- What are the differences between a task and a function? (g)
- What are the modeling memory components in verilog? **(h)**
- Differentiate between Feedback model & Implicit model. (i)
- (j) What are the benefits of assertion verifications.

SECTION - B

Attempt any five of the following questions: 2.

- What is verilog HDL? What are the major capabilities of verilog HDL? **(a)** (i)
 - Explain the components of a verilog module with block diagram. (ii)
- What are the different data types in verilog HDL ?. Explain briefly. **(b)** (i)
 - Illustrate the differences between a scalar and a vector. Explain with the help of (ii) suitable example.
- Explain NOR gate primitive with verilog module. **(c)** (i)
 - Write verilog HDL source code for a gate level description of 4to 1 multiplexer (ii) circuit. Draw the relevant logic diagram.
- Explain inertial and intra-assignment delays in verilog with suitable example. (**d**) (i)
 - (ii) Describe a module 2 to 4 demultiplexer through procedural continuous assignments.
- Define blocking and non blocking assignments using examples. **(e)** (i)
 - (ii) Write a module using the behaviour modelling style to describe the behaviour of aJ-K flip-flop using an always statement.
- **(f)** (i) Describe a module for an NMOS inverter with an active pull up level using switch level primitives.
 - (ii) Describe a module for NAND gate using MOS switches & write its test bench.
- (g) (i) Explain the use of path delay assignments in verilog with the help of suitable example.
 - Write a verilog module for half adder using file based task & function and write also (ii) its test bench.
- (h) (i) What is a function of fork-join construct? Design a verilog module for D flip flop using this construct.
 - Write and explain the Verilog module for edge trigger flip-flop. www.FirstRanker.com (ii)

www.FirstRanNErCO2AR





5

www.FirstRankey.com

www.FirstRanker.com $2 \ge 15 = 30$

- Attempt any two of the following questions: 3
 - Design a FSM to detect 1001 sequence using Mealy machine. (i)
 - (ii) Design a module for a 2-bit priority encoder using 'casez' statement and test bench for the same.
- What do you understand from BDD and OBDD ? Explain with example. 4 (i)
 - Design a verilog module for Gray-code counter. (ii)
 - (i) Design a full adder using gate level modelling in verilog HDL.
 - Design a 16:1 Multiplexer using 8:1 MUX in verilog HDL. (ii)

www.firstRanker.com