(Following Paper ID and Roll No. to be filled in your Paper 1D: 2012358 **Answer Books)** Roll No.

Printed Pages: 3

NEC-703

B.TECH.

Regular Theory Examination (Odd Sem-VII), 2016-17 **VLSI DESIGN**

Time: 3 Hours

Max. Marks: 100

SECTION-A

Attempt all questions. All parts carry equal marks. Write answer of each part in short. (10×2=20)

What do you meant by threshold voltage of MOS

Define delay time and discuss delay models. List the steps used for CMOS fabrication. transistor? Explain

Name any two basic CAD tools and explain.

Describe basic principle of pass transistor circuits.

architectures. Write the importance low power in VLSI

Bring out the drawbacks of dynamic logic.

9

Distinguish between SRAM and DRAM.

Classify adiabatic logic circuits.

703/12/2016/7860

[P.T.O.

 Ξ

MANIFIELL



www.FirstRanker.com

Mention the scaling principles. What is the need for scaling.

NEC-703

j)

SECTION-B

Note: Attempt any five questions from this section. $(5 \times 10 = 50)$

- sketch. Analyze the characteristics of CMOS inverter with neat
- Narrate in detail about VLSI low power architectures with based techniques. What do you mean by Design for testability. Discuss scan
- suitable diagram. Design an 8MB X 16 bit memory architecture using 512K X 8 bit memory chip.
- .7 diagrams. suitable example. Explain the Ad Hoc testable design techniques with a Illuminate the n-well CMOS fabrication process with neat
- œ transistor. Analyze the different gate delay model of CMOS gate
- Differentiate between EEPROM and Flash memory.

9

SECTION-C

Note: Attempt any two questions from this section.

- 10. Implement a 2 input NAND gate using:
- Dynamic CMOS logic

703/12/2016/7860

3

703/12/2016/7860

 \mathfrak{S}

 $(2 \times 15 = 30)$

b) Domino CMOS logic

NEC-703

Derive the expression for total power dissipation of a CMOS circuit.

Narrate in detail about the operation of NMOS transistor with different operating modes.

12.

MANN FIRSTRANKE