Printed Pages: 3 (Following Paper ID and Roll No. to be filled in your Answer Books) Roll No. NEC-703

## B.TECH.

Regular Theory Examination (Odd Sem-VII), 2016-17 VLSI DESIGN

Time: 3 Hours

Max. Marks: 100

## SECTION-A

Attempt all questions. All parts carry equal marks. Write answer of each part in short. (10×2=20) What do you meant by threshold voltage of MOS

List the steps used for CMOS fabrication.

transistor? Explain

Define delay time and discuss delay models. Name any two basic CAD tools and explain.

Describe basic principle of pass transistor circuits.

Bring out the drawbacks of dynamic logic. architectures. Write the importance low power in VLSI

www.FirstRanke.

703/12/2016/7860

Э

[P.T.O.

Classify adiabatic logic circuits.

Distinguish between SRAM and DRAM

FirstRanker.com



Mention the scaling principles. What is the need

for scaling.

## Attempt any five questions from this section. SECTION-B

Note:

Analyze the characteristics of CMOS inverter with neat (5×10=50)

What do you mean by Design for testability. Discuss scan

suitable diagram. Narrate in detail about VLSI low power architectures with based techniques.

Explain the Ad Hoc testable design techniques with a X 8 bit memory chip. Design an 8MB X 16 bit memory architecture using 512K

suitable example. Illuminate the n-well CMOS fabrication process with neat

Analyze the different gate delay model of CMOS gate

Differentiate between EEPROM and Flash memory

SECTION-C

Attempt any two questions from this section.

(2×15=30)

Note:

Implement a 2 input NAND gate using

Dynamic CMOS logic

703/12/2016/7860

(2)

703/12/2016/7860

3

Ë Domino CMOS logic

NEC-703

Narrate in detail about the operation of NMOS transistor Derive the expression for total power dissipation of a CMOS circuit.

with different operating modes.

www.FirstRanke.

Elizital/Kei co