



Printed Pages: 02

Paper Id: 130718

Sub Code: NEC703

Roll No. 

--	--	--	--	--	--	--	--	--	--

**B. TECH**  
**(SEM-VII) THEORY EXAMINATION 2018-19**  
**VLSI DESIGN**

Time: 3 Hours

Total Marks: 100

Note: 1. Attempt all Sections. If require any missing data; then choose suitably.

**SECTION A**

1. Attempt all questions in brief. 2 x 10 = 20
- Why we need a low power VLSI circuits in today's scenario?
  - Explain the terms packaging and testing.
  - Define logical effort with example.
  - Define the terms- Defects, Errors and Faults.
  - Distinguish between SRAM and DRAM.
  - Bring out the drawbacks of dynamic logic.
  - Explain the term controllability and observability.
  - Why we prefer CMOS transmission gates over other gates?
  - Define the term Interconnect.
  - What is meant by Stuck-at-1(s-a-1) fault and Stuck-at-0(s-a-0) faults.

**SECTION B**

2. Attempt any three of the following: 10 x 3 = 30
- Illuminate the n-well CMOS fabrication process with neat diagrams.
  - Explain the Elmore Delay Model with suitable diagram.
  - Write short note on:
    - Logical Effort
    - Parasitic Delay
  - Enlist the advantages of dynamic logic circuit over static logic circuit. Explain NORA CMOS logic circuit with suitable example.
  - Describe leakage power dissipation and dynamic power dissipation.

**SECTION C**

3. Attempt any one part of the following: 10 x 1 = 10
- (i) Write short note on VLSI testing.  
(ii) Draw and explain the VLSI design Flow (Y-chart).
  - Draw and explain the working of CMOS inverter with its transfer characteristics.
4. Attempt any one part of the following: 10 x 1 = 10
- Analyze the Linear delay model with its different limitations.
  - Explain the following circuits:
    - Variable threshold CMOS circuits
    - Multiple threshold CMOS circuits
5. Attempt any one part of the following: 10 x 1 = 10
- Draw and explain the working of Lumped RC-model for interconnects.
  - Explain the Delay Estimation with different optimization techniques.

MANISH KUMAR JHA | 17-Dec-2018 13:31:13 | 117.55.242.131



6. Attempt any one part of the following: 10 x 1 = 10
- (a) Explain read/write operation of SRAM memory cell. How 1-bit cell is used in bigger memory systems.
  - (b) (i) Implement the Boolean function  $Y = AB + (C+D)(F+E)+GH$  using DOMINO CMOS logic.  
(ii) Explain the term Voltage Boot Strapping in CMOS logic with suitable examples.
7. Attempt any one part of the following: 10 x 1 = 10
- (a) Explain the issues involved in Built-in Self Test (BIST) techniques in detail.
  - (b) (i) Write a short note on Adiabatic Logic Circuit.  
(ii) Explain the Scan Based Techniques.

MANISH KUMAR JHA

firstRanker.com

MANISH KUMAR JHA | 17-Dec-2018 13:31:13 | 117.55.242.131

www.FirstRanker.com