



B. TECH.

THEORY EXAMINATION (SEM-VIII) 2016-17
DIGITAL SYSTEM DESIGN USING VHDL

Time : 3 Hours

Max. Marks : 100

Note : Be precise in your answer. In case of numerical problem assume data wherever not provided.

SECTION-A

- 1 Explain the following: (10×2=20)
- Generics.
 - Concurrent statements and Sequential statements.
 - Array and Records types.
 - Function and Procedure.
 - Packages and Library.
 - Process and Wait statement.
 - Conditional and Case statement.
 - Structural Modelling.
 - Transport and Delta Delay.
 - HDL design flow for synthesis.

SECTION-B

- 2 Attempt any five of the following: (10×5=50)
- Draw block diagram for UART and SM chart for UART transmitter and discuss the VHDL code for UART transmitter.
 - What is the various floating operation? Draw and explain the flow chart for floating point multiplication.
 - Write a high level VHDL description of the divider.
 - Write a short note on synthesis of VHDL codes.
 - Draw a state graph for 4x4 binary multiplier control and discuss the behavioral VHDL model.
 - Using block diagram explain compilation elaboration and simulation of VHDL code. Write a VHDL description of an SR latch use two logic gates.
 - Write a VHDL code for a full subtractor using logic equation.

SECTION-C

- Attempt any two of the following: (15×2=30)
- Write down the truth table, working of a 16 x 1 multiplexer along with its diagram. Implement 16 x 1 multiplexer in VHDL using case statement with suitable diagram.
 - Write down the VHDL code for ALU and describe it's working. Briefly explain the function of control unit with suitable diagram.
 - Write short note on the followings with suitable diagram:
 - FPGA.
 - CPLD
 - PLA and PAL

