www.FirstRanker.com

www.FirstRanker.com

Code: 9D06101

## M.Tech I Semester Supplementary Examinations February/March 2018

## DIGITAL SYSTEM DESIGN

(Common to DSCE, DECS, ECE, VLSIES, ESVLSI, VLSIESD & MNE) (For students admitted in 2012, 2013, 2014, 2015 & 2016 only)

Time: 3 hours Max. Marks: 60

Answer any FIVE questions All questions carry equal marks

- 1 Draw an ASM chart to design a control logic of a binary multiplier. Realize the same using MUX, decoder and D-type flip flops.
- 2 Design a sequential circuit to convert excess 3 to BCD code using PLA and D flip-flops.
- (a) Explain in detail the path-sensitization technique with an example.
  - (b) Define Kohavi algorithm. Explain this algorithm with an example.
- (a) Describe the algorithmic steps involved in PODEM with an example.
  - (b) Write a brief note on random testing.
- Explain in detail about state identification and fault diagnosis in a sequential circuit. 5
- (a) Realize the following expression using PLA. f = x'y'z + x'yz + xyz + xy'z' and explain PLA minimization.
  - (b) What is the need for PLA folding and describe in detail PLA folding with examples?
- WWW.FirstRa Explain different types of fault models and fault types in a PLA. 7
- 8 Write a short note on:
  - (a) Minimal closed covers.
  - (b) Cycles and races.