## B.Tech II Year I Semester (R13) Supplementary Examinations June 2017 <br> SWITCHING THEORY \& LOGIC DESIGN

(Common to ECE and EIE)
Time: 3 hours
Max. Marks: 70
PART - A
(Compulsory Question)
*****
1 Answer the following: ( $10 \times 02=20$ Marks)
(a) If $143_{5}+341_{5}=X_{10}$, then $X$ is -----
(b) Implement $\mathrm{Y}=\mathrm{A}+\mathrm{B} \mathrm{C}$ using minimum number of two input NAND gates.
(c) What is the importance of don't care condition?
(d) $\operatorname{SOP}$ of $F(x, y, z)=\sum(2,3,6,7)$ is ----
(e) What is the function of magnitude comparator?
(f) What is the importance of prime implicants?
(g) What is the function of EAROM?
(h) Where Registers are used?
(i) Draw the logic circuit of flip-flop and truth table using NAND gates.
(j) A PLA is similar to ROM in concept? Yes or No? How? Why?

PART - B
(Answer all five units, $5 \times 10=50$ Marks)

## UNIT - I

Convert the following to decimal and then to hexadecimal.
(i) $1234_{8}$
(ii) $11001111_{2}$

OR
Find the complement of the following Boolean function and reduce into minimum number of literals.

$$
Y=B C^{\prime}+A^{\prime} D+D B^{\prime}+C D^{\prime}
$$

## UNIT - II

Using K-map method simplify the following switching function:
$F(W, X, Y, Z)=\sum m(0,1,4,5,6,7,9,11,15)+\sum d(10,14)$ and implement using NAND gates

## OR

Simplify the following expression using tabulation method: $F(A, B, C, D, E)=\sum(4,6,7,9,11,12,13,14,15,20,22,25,27,28,30)+d(1,5,29,31)$

## UNIT - III

Realize $\mathrm{f}=\sum \mathrm{m}(0,1,2,5,6,7,9,12,15)$ using 4X1 multiplexer.
OR
Realize 5-32 line decoder using multiple 3-8 line 74×138 decoders.

## UNIT - IV

Draw the circuit of JK flip flop using NAND gates and explain its operation.

## OR

Design a synchronous 3-bit up-down counter using JK flip flops.

> UNIT - V

Realize $f=\sum m(0,2,3,7,9,11,15,16)$ using $R O M$.
OR
Realize $f=\sum m(0,2,4,5,7,9,11,15,16)$ using PLA.

