

B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017

COMPUTER ORGANIZATION & ARCHITECTURE

(Common to IT & CSE)

Time: 3 hours Max. Marks: 70

PART – A

(Compulsory Question)

- Answer the following: $(10 \times 02 = 20 \text{ Marks})$ 1
 - Define the following: (i) Computer organization. (ii) Computer architecture. (a)
 - List the basic types of operations that are needed to be supported by an instruction set. (b)
 - What is an addressing mode? List addressing modes. (c)
 - List the different factors considered while designing an I/O subsystem. (d)
 - How is hard-wired control different from micro-programmed control? (e)
 - (f) What is cache coherence problem? List the approaches to maintain consistent multi cache copies.
 - Write the procedure to handle an interrupt. (g)
 - What is the purpose of hardware interlock in data dependency conflict? (h)
 - (i) Write the characteristics of multiprocessors.
 - (j) What is pipelining? Why do we use it?

PART - B

(Answer all five units, $5 \times 10 = 50 \text{ Marks}$)

[UNIT - I]

Explain about I/O subsystem organization with neat diagrams. 2

3 Describe simple computer levels of programming languages.

UNIT – II

4 What is instruction cycle? Draw and explain about instruction cycle with flow chart.

OR.

Explain the rules for basic architecture operations of floating point numbers. 5

UNIT – III

Explain the basic organization of a micro programmed control unit and the generation of control signals 6

using micro program.

OR

Describe the design of control unit. 7

UNIT – IV

Analyze memory hierarchy in terms of speed size and cost. 8

Explain the functions of a typical 8-bit parallel interface in detail. 9

[UNIT - V]

Explain the interprocess communication mechanism in CM-5. 10

11 Describe the system free structure for multiprocessors.