**R13** Code No: 114AF "JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, May - 2016 DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) **Time: 3 Hours** Max. Marks: 75 **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A.... Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) 1.a) What is functional verification? [2] b) :[3]... Write short notes on programming language Interface. Define tri-gate state. · · · · · · · · :[2]... d) What is array of Instances of primitives? [3] Define Initial Construct. e) [2] f) Define Blocking and Non-Blocking assignments. [3] Explain Bi-Directional gates. g) [2] ;; h) Explain parameter declaration and assignments. [3]... i) Explain Feedback model. [2]... j) Explain test bench techniques. [3] PART - B (50 Marks) Define the following terms relevant to Verilog HDL. a) Simulation versus synthesis b) PLI\* c) System Tasks. [3+3+4]OR 3.a) Explain port declaration with an example using Verilog code. Write about white space characters and variables with examples. [5+5]4.a) What is a three-state gate and explain each type of three-state gate with truth b) Design module and a test bench for a half-adder. [5+5]5.a) Explain NMOS enhancement with conditions. . b) Write a Verilog HDL code for n-bit right-to-left shift register using data flow level. [5+5]What is difference between an Intra statement delay and an Inter statement delay? 6.a)Explain using an example. Write the differences between begin-end; and fork-blocks; with examples. : [5.+5] OR 7.a)Write syntax for while loop and write a Verilog code for n-bit Johnson counter. What is the difference between a sequential block and a parallel block? Explain b) using an example. [5+5]

8.a) b) 9.a) b)	Design half-adder using CMOS switches.  Write about basic switch primitives.  OR  What do you mean by user defined primitives (UDP) and explain the types with examples?  Explain edge sensitive path using an example.  [5+5]					K9
10.a)	What are the rules Write a Verilog mo	to be followed to	o declare and use	the bidirectiona	l lines? [5+5]	
11.a) b)	Explain in detail about formal verification of a system.					
**************************************	KĐ	K9 _	00O00	KÐ	K9	* * * * * * * * * * * * * * * * * * *
K9	K9	K9	K9	K9	K9	K9
KS		K9	K9	K9	K9	K9
K9	K9	K9	K9	K9	K9	K9
K9	К9	K9	K9	K9	K9	K9
K9	K9	K9	K9	KS	K9	K9
KŪ	K9	K9	K9	K9	K9	KS