R13

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, May - 2016 COMPUTER ORGANIZATION

(Computer Science and Engineering)

	(Computer Science and Engineering)			
	3 Hours	M	ax. Marks: 75	
Note:	This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all	X	ki H	* * * * * * * * * * * * * * * * * * *
	Part A is compulsory which carries 25 marks. Answer all	questions	in Part A.	
	Part B consists of 5 Units. Answer any one full question f	from each	unit.	
	Each question carries 10 marks and may have a, b, c as su	ib question	ns.	
	•	•		
X X X X X X X X X X X X X X X X X X X	PART - A	* * * * * * * * * * * * * * * * * * *	(25 Marks)	X X X X X X X X X X X X X X X X X X X
1.a)	What is the role of PC, IR registers?		[2]	
b)	How many references to memory are needed for direct	ct address	instruction to	
	bring an open and into a processor register?		[3]	
c)	What are the advantages of DMA?		[2]	
	Explain dairy-chain priority interrupt.	* X X X X X X X X X X X X X X X X X X X	[3]	× × × × × × × × × × × × × × × × × × ×
e)	What is hit ratio?	* * * *	: : [2]	ž **
f)	What is the transfer rate of an eight-track magnetic	c tape w	hose speed is	
	120 inches per second and whose density is 1600 bits per		[3]	
g)	What is the function of 8086 index registers?		[2]	
h)	What is non-maskable interrupt?		[3]	
i)	What is the use of 'CMPS' 8086 instruction?:	x	[3] [2]	* * *
i)	Explain 'ROR' and 'ROL' 8086 instructions.	x * **	[3]	
37				
	PART - B		(50 Marks)	
	26			
2	26			6 8 X X * *
2	Explain various instruction formats. OR	KU	[10]	* X X * * * * * * * * * * * * * * * * *
3.	26	K9		**************************************
	Explain various instruction formats. OR Explain various addressing modes with examples.	K9	[10]	K
3. 4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller.	K9	[10]	K
	Explain various instruction formats. Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR		[10] [10]	K
	Explain various instruction formats. Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR		[10] [10] [10] ag handshaking.	
	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller.		[10] [10]	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data tra	insfer usin	[10] [10] [10] ag handshaking.	
	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data tra The access time of a cache memory is 100 ns and that of	insfer usin	[10] [10] [10] [10] [10] [10] [10] [10]	K
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data tra The access time of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read	msfer usin main men 'and rem	[10] [10] [10] ag handshaking. [10] mory 1000 ns. It taining 20% for	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A w	main men rite-throu	[10] [10] [10] [10] In a handshaking. [10] In anory 1000 ns. It taining 20% for the specific procedure is	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A w	main men rite-throu	[10] [10] [10] [10] In a handshaking. [10] In anory 1000 ns. It taining 20% for the specific procedure is	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A woused.	main men rite-throu	[10] [10] [10] [10] In a handshaking. [10] In anory 1000 ns. It taining 20% for the specific procedure is	
4.	Explain various instruction formats. Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A w used.	main men ' and rem rite-throu	[10] [10] [10] [10] In a handshaking. [10] In an	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of the access time of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A woused. a) What is the average access time of the system considering the	main men ' and rem rite-throu	[10] [10] [10] [10] In a handshaking. [10] In an	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of the access time of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A w used. a) What is the average access time of the system consider cycles? b) What is average access time of the system considered cycles?	main men ' and rem rite-throu fering only	[10] [10] [10] [10] [10] [10] [10] [10]	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A writed with the average access time of the system consideration with the system consideration the writed that is the hit ratio taking into consideration the writed that is the average access time of the system consideration the writed that is the hit ratio taking into consideration the writed that is the system consideration the writed that is the hit ratio taking into consideration the writed that the system consideration that the system consideration the writed that the system consideration	main men ' and rem rite-throu fering only	[10] [10] [10] [10] In a handshaking. [10] In an	
4.	Explain various instruction formats. OR Explain various addressing modes with examples. Draw and explain the block diagram of DMA controller. OR Explain source-initiated and destination initiated data transfer of the access time of a cache memory is 100 ns and that of is estimated that 80% of the memory requests for 'read 'write'. The hit ratio for read accesses only is 0.9. A w used. a) What is the average access time of the system consider cycles? b) What is average access time of the system considered cycles?	main men ' and rem rite-throu fering only	[10] [10] [10] [10] [10] [10] [10] [10]	