# III B.Tech I Semester Examinations,November 2010 <br> LINEAR IC APPLICATIONS Electronics And Communication Engineering 

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) With the help of transfer characteristics, input and output wave forms explain the operation of non-inverting Schmitt trigger circuit.
(b) What is sample and hold circuit? Explain its operation with the help of circuit diagram and waveform.
[8+8]
2. (a) Explain how dual supply operation is obtained from single supply connection.
(b) Explain various stages through the internal block diagram of on op-amp. [8+8]
3. (a) List the advantages of current mirror circuit when it is used as active load or constant bias circuit.
(b) Explain the meaning of Balanced and unbalanced outputs and Single and Dual ended inputs.
4. (a) Discuss the performance parameters of sample \& hold circuits in detail.
(b) What are the advantages of sample \& hold circuit.
5. (a) An IC555 timer used as a monostable has $\mathrm{R}=20 \mathrm{~K} \Omega$ and $\mathrm{C}=0.01 \mu \mathrm{f}$. What is the duration of output pulse?
(b) Explain how IC555 can be used as missing pulse detector.
6. (a) Explain the operation of voltage to current converter.
i. With floating load
ii. Grounded load.
(b) An inverting amplifier using op-amp has $R_{1}=10 \mathrm{k} \Omega$ and $\mathrm{R}_{f}=47 \mathrm{~K} \Omega$. It is applied with 2 V peak to peak sine wave. An AC voltmeter is used between the output terminal and ground to measure the output voltage calculate the reading on the voltmeter. Assume supply voltage to be $\pm 12 \mathrm{~V}$. $\quad[8+8]$
7. (a) Draw the circuit and explain the operation of narrow band pass filter.
(b) Design a narrow band pass filter with two feed back paths with $F_{c}=1.5 \mathrm{KHz}$ $\mathrm{Q}=7$ and $A_{F}=15$.
[10+6]
8. (a) Compare the conversion times and efficiencies of 8-bit tracking type and successive approximation type A/D converters.
(b) Determine the resolution of an 8 -bit $\mathrm{A} / \mathrm{D}$ converter for a 10 V input range.
(c) If the maximum output voltage of a 7 -bit $\mathrm{D} / \mathrm{A}$ converter is 25.4 V . What is the smallest change in the output as the binary count increases. $[6+6+4]$


## III B.Tech I Semester Examinations,November 2010 <br> LINEAR IC APPLICATIONS Electronics And Communication Engineering

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) Suggest different methods to increase the input resistance of an op-amp.
(b) Compare the four configurations of differential amplifier with reference to the parameters $\mathrm{A}_{d}, \mathrm{~A}_{C}, \mathrm{R}_{\text {in }}$ and $\mathrm{R}_{o}$, CMRR.
2. (a) Explain the operation of +ve and -ve clampers with suitable sketches.
(b) What are the application of comparator? Explain.
3. (a) Draw and explain the functional block diagram of IC 555.
(b) Explain the functioning of 555 in Monostable configuration.

$$
[8+8]
$$

4. (a) Draw the circuit and explain the operation of wide band reject filter.
(b) Design a wide band reject filter having $\mathrm{f}_{\mathrm{H}}=400 \mathrm{~Hz}$ and $\mathrm{f}_{\mathrm{L}}=2 \mathrm{KHz}$ with a pass band gain of 2 .
$[10+6]$
5. (a) Explain the operation of balanced modulator using diodes.
(b) Briefly explain the following.
i. Square circuit.
ii. Square rooting circuit.
6. (a) What is an ideal active integrator? Explain its working with neat circuit diagram.
(b) Design a practical integrator circuit with a D.C. gain of 10 , to integrate a square wave of 10 KHz .
7. (a) Compare dominant pole and pole-zero compensation technique.
(b) In the amplifier circuit shown in figure $1 R_{1}=100 \Omega R_{f}=4.7 \mathrm{~K} \Omega, \mathrm{CMRR}=$ 90 dB . If the amplitude of the induced 60 Hz noise at the output is 5 V (rms) calculate the amplitude of the common mode input voltage $V_{c m}$. $[8+8]$


Figure -1
8.(a) Discuss the features operation and pin diagram of 0803 and 0808.
(b) Calculate the quantizing error for 12-bit ADC with full scale input voltage 4.095 V .

## III B.Tech I Semester Examinations,November 2010 LINEAR IC APPLICATIONS Electronics And Communication Engineering

## Answer any FIVE Questions

All Questions carry equal marks

$$
\star \star \star \star \star
$$

1. Define and explain the following performance parameters of a multiplier.
i. Accuracy
ii. Linearity
iii. Bandwidth
iv. \% absolute error bandwidth
v. Feed through voltage
vi. Zero trim
vii. Scale factor.
2. (a) Explain the operation of $1^{\text {st }}$ order low pass filter.
(b) What are the design steps for the $1^{\text {st }}$ order low pass butter worth filter.
(c) What is frequency seating? Explain.
$[6+6+4]$
3. (a) What is active load? Where is it used? Explain the necessity of active loads.
(b) What are the methods of obtaining high input resistance for the differential amplifier circuit? Explain.
[8+8]
4. (a) Explain the operation of phase detector using XOR gate. Draw input and output wave forms.
(b) Show that the lock-in range of a PLL is given by $\mathrm{Af}_{\mathrm{L}}= \pm 7.8 \mathrm{f}_{0} / \mathrm{V}$. Where the symbols used have the usual meaning. [10+6]
5. (a) Explain the operation and derive the expression for the overall gain of the three op-amp instrumentation amplifier. What are its advantages.
(b) If $\mathrm{R}_{1}=\mathrm{R}_{2}=5 \mathrm{~K} \Omega$ in a three op-amp instrumentation amplifier, determine the value of external resistance $\mathrm{R}_{G}$ required to get the gain of 300 . $\quad[8+8]$
6. (a) Explain how the following op-amp parameters are measured.
i. Open loop voltage gain.
ii. Input bias current.
iii. Input offset current.
iv. Input offset voltage.
(b) An op-amp has a slew rate of $2 \mathrm{~V} / \mu \mathrm{S}$. What is the maximum frequency of an output sinusoid of peak value 5 V at which the distortion sets is due to the slew rate limitation.
7. (a) Draw the timing wave forms of ADC 0808.
(b) Compare Dual slope type, Flash type successive approximation register type and counter type ADCs interms of conversion times and accuracies. [8+8]
8. (a) Explain the operation of temperature compensated transistor used log amplifier. Dêrive the expression for $V_{0}$. What are its drawbacks?
(b) Describe frequency compensated log amplifier.

## III B.Tech I Semester Examinations,November 2010 LINEAR IC APPLICATIONS Electronics And Communication Engineering

Time: 3 hours
Max Marks: 80

> Answer any FIVE Questions
> All Questions carry equal marks

1. (a) What are the important features of counter type $\mathrm{A} / \mathrm{D}$ converter.
(b) Compare tracking and counter type converters.
(c) Determine the resolution of a 8 -bit $\mathrm{A} / \mathrm{D}$ converter for a 10 V input range.
$[6+6+4]$
2. Obtain the expressions for $\mathrm{A}_{d}, \mathrm{~A}_{c}, \mathrm{R}_{i}$ and $\mathrm{R}_{0}$ for dual input unbalanced output differential amplifier configuration.
3. (a) Explain how op-amp can be used as comparator. Draw and explain the operation of basic non-inverting comparator circuits with the help of transfer characteristics and waveforms.
(b) For the figure 3 as shown in, calculate the values of $R_{1}$ and $R_{2}$ if saturation voltages are +12 V and 42 V . Assume hysteresis width $=6 \mathrm{~V}$.


Figure 3:
4. (a) What is an all-pass filter? Explain its operation and application areas.
(b) For the all-pass filter, the value of R and C are $7.95 \mathrm{~K} \Omega$ and $0.02 \mu \mathrm{f}$ respectively. If the input frequency is 1.5 KHz calculate the phase shift. $\quad[10+6]$
5. (a) List the parameters to be considered while selecting the op-amp for a particular application.
(b) What are the absolute maximum ratings of the commercial op-amp? Explain.

$$
[8+8]
$$

6. (a) Derive the expression for the frequency of the output of an astable multivibrator.
(b) A 555 timer is configured to run in astable mode with $\mathrm{R} 1=20 \mathrm{~K} \Omega$ and $\mathrm{R} 2=8 \mathrm{~K} \Omega$ and $\mathrm{C}=0.1 \mu \mathrm{f}$. Determine the output frequency and duty cycle. $\quad[8+8]$
7. (a) Draw the basic logarithmic multiplier circuit and explain how it multiplies two voltages
(b) With the neat circuit diagram explain the operation of an op-amp based sample \& hold circuit.
8. (a) With the help of suitable circuit diagrams show that an op-anp can be used as:
i. Scale changer
ii. Phase shifter
iii. Inverting adder
iv. Non inverting adder.

Draw an op-amp circuit whose output is $V_{1}+V_{2}-V_{3}-V_{4}$
(b) For the practical inverting amplifier, the values of $\mathrm{R}_{f}$ and $\mathrm{R}_{1}$ are $470 \Omega$ and $4.7 \mathrm{~K} \Omega$ various specification for the op-amp used are open loop gain $=2 \times 10^{5}$. Input resistance $=2 \mathrm{M} \Omega$ Output resistance $=75 \Omega$ since break frequency $=$ 5 Hz . Supply voltages $= \pm 15 \mathrm{~V}$, calculate the closed loop voltage gain, input resistance, output resistance and bandwidth with feedback. [16]

