# I B.Tech Examinations,December 2010 <br> ELECTRONICS DEVICES AND CIRCUITS <br> Common to IT, EIE, CSE, ECE, EEE 

Time: 3 hours

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) Define the following terms and explain.
i. Emitter efficiency
ii. Transport factor.
iii. Large signal current gain.
(b) The reverse leakage current of the transistor when connected in CB configuration is $0.2 \mu \mathrm{~A}$ while it is $18 \mu \mathrm{~A}$ when the same transistor is connected in CE configuration. Calculate $\alpha_{d c}$ and $\beta_{d c}$ of the transistor.
(c) If $\alpha_{d c}=0.99$ and $I_{C B O}=50 \mu \mathrm{~A}$, find Emitter current.

$$
[6+6+4]
$$

2. (a) Draw the circuit diagram of fixed bias circuit in CE configuration and obtain the expression for $I_{B}$. Why the circuit is not suitable if the $\beta$ of the transistor is changed.
(b) How to obtain bias stability in CE configuration circuit.
(c) Briefly explain about thermal stability.

$$
[8+4+4]
$$

3. (a) An eleetron is moving perpendicular to magnetic field ' B '. Derive the expression for radius ' $R$ ' of the trajectory and period of rotation $T$.
(b) Derive the expression for the electro magnetic deflection sensitivity in the case of the CRT.
[8+8]
4. (a) With reference to the semiconductor diode, explain the following with the help of relevant wave forms.
i. Diode reversere covery time
ii. Storage and transition time.
(b) What is the difference between dynamic and static resistance of a semiconductor diode.
$[10+6]$
5. (a) Draw the circuit diagram of voltage series feedback and derive expressions for input resistance and output resistance.
(b) For the circuit shown below(figure 4 b$) \mathrm{h}_{f e}=100, \mathrm{~h}_{i e}=1 \mathrm{k} \Omega$ and other two parameters are negligible and $\operatorname{Re}=1 \mathrm{~K}$. Find the value of $\mathrm{A}_{V}=\frac{V o}{V i}, A_{v s}=\frac{V o}{V s}$ $R_{i f}$ and Rof.

$$
[8+8]
$$



Figure 4b
6. (a) Compare JFET and MOSFET with respect to various features.
(b) Draw the biasing circuit suitable for JFET and if the JFET is replaced by a MOSFET for what mode of operation it is valid and explain about the function of each component used in the circuit.
7. (a) Calculate the percent ripple for the voltage developed across a $120 \mu \mathrm{f}$ filter capacitor when providing a load current of 80 mA . The full wave rectifier operating from the 60 HZ supply develops a peak rectified voltage of 25 V .
(b) Design a CLC or $\pi$ section filter for $V_{d c}=10 \mathrm{~V}, I_{L}=200 \mathrm{~mA}$ and $\tau=2 \%$.

$$
[6+10]
$$

8. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [8+4+4]

# I B.Tech Examinations,December 2010 ELECTRONICS DEVICES AND CIRCUITS <br> Common to IT, EIE, CSE, ECE, EEE 

Time: 3 hours

1. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range
(c) Why RC oscillators are not suitable for high frequency applications. [ $8 * 4+4]$
2. (a) Draw the circuit diagram of voltage series feedback and derive expressions for input resistance and output resistance.
(b) For the circuit shown below(figure4b) $\mathrm{h}_{f e}=100, \mathrm{~h}_{i \in}=1 \mathrm{k} \Omega$ and other two parameters are negligible and $\mathrm{Re}=1 \mathrm{~K}$. Find the value of $\mathrm{A}_{V}=\frac{V o}{V i}, A_{v s}=\frac{V o}{V_{s}}$ $R_{i f}$ and Rof.

$$
[8+8]
$$



Figure 4b
3. (a) Compare JFET and MOSFET with respect to various features.
(b) Draw the biasing circuit suitable for JFET and if the JFET is replaced by a MOSFET for what mode of operation it is valid and explain about the function of each component used in the circuit.
4. (a) With reference to the semiconductor diode, explain the following with the help of relevant wave forms.
i. Diode reversere covery time
ii. Storage and transition time.
(b) What is the difference between dynamic and static resistance of a semiconductor diode.
5. (a) An electron is moving perpendicular to magnetic field ' $B$ '. Derive the expression for radius ' R ' of the trajectory and period of rotation T .
(b) Derive the expression for the electro magnetic deflection sensitivity in the case of the CRT.
[8+8]
6. (a) Define the following terms and explain.
i. Emitter efficiency
ii. Transport factor.
iii. Large signal current gain.
(b) The reverse leakage current of the transistor when connected in CB configuration is $0.2 \mu \mathrm{~A}$ while it is $18 \mu \mathrm{~A}$ when the same transistor is connected in CE configuration. Calculate $\alpha_{d c}$ and $\beta_{d c}$ of the transistor.
(c) If $\alpha_{d c}=0.99$ and $I_{C B O}=50 \mu \mathrm{~A}$, find Emitter current.

$$
[6+6+4]
$$

7. (a) Draw the circuit diagram of fixed bias circuit in CE configuration and obtain the expression for $I_{B}$. Why the circuit is not suitable if the $\beta$ of the transistor is changed.
(b) How to obtain bias stability in CE configuration circuit.
(c) Briefly explain about thermal stability.

$$
[8+4+4]
$$

8. (a) Calculate the percent ripple for the voltage developed across a $120 \mu \mathrm{f}$ filter capacitor when providing a load current of 80 mA . The full wave rectifier operating from the 60 HZ supply develops a peak rectified voltage of 25 V .
(b) Designsa CLC or $\pi$ section filter for $V_{d c}=10 \mathrm{~V}, I_{L}=200 \mathrm{~mA}$ and $\tau=2 \%$.

$$
[6+10]
$$

# I B.Tech Examinations,December 2010 ELECTRONICS DEVICES AND CIRCUITS <br> Common to IT, EIE, CSE, ECE, EEE 

Time: 3 hours

1. (a) Draw the circuit diagram of voltage series feedback and derive expressions for input resistance and output resistance.
(b) For the circuit shown below(figure4b) $\mathrm{h}_{f e}=100, \mathrm{~h}_{i e}=1 \mathrm{k} \Omega$ and other two parameters are negligible and $\operatorname{Re}=1 \mathrm{~K}$. Find the value of $A_{V}=\frac{V o}{V i}, A_{v s}=\frac{V o}{V_{s}}$ $R_{i f}$ and Rof.
$[8+8]$


Figure 4b
2. (a) With reference to the semiconductor diode, explain the following with the help of relevant wave forms.
i. Diode reversere covery time
ii. Storage and transition time.
(b) What is the difference between dynamic and static resistance of a semiconductor diode.
3. (a) Compare JFET and MOSFET with respect to various features.
(b) Draw the biasing circuit suitable for JFET and if the JFET is replaced by a MOSFET for what mode of operation it is valid and explain about the function of each component used in the circuit.
4. (a) Define the following terms and explain.
i. Emitter efficiency
ii. Transport factor.
iii. Large signal current gain.
(b) The reverse leakage current of the transistor when connected in CB configuration is $0.2 \mu \mathrm{~A}$ while it is $18 \mu \mathrm{~A}$ when the same transistor is connected in CE configuration. Calculate $\alpha_{d c}$ and $\beta_{d c}$ of the transistor.
(c) If $\alpha_{d c}=0.99$ and $I_{C B O}=50 \mu \mathrm{~A}$, find Emitter current.

$$
[6+6+4]
$$

5. (a) Calculate the percent ripple for the voltage developed across a $120 \mu f$ filter capacitor when providing a load current of 80 mA . The full wave rectifier operating from the 60 HZ supply develops a peak rectified voltage of 25 V .
(b) Design a CLC or $\pi$ section filter for $V_{d c}=10 \mathrm{~V}, I_{L}=200 \mathrm{~mA}$ and $\tau=2 \%$.

$$
[6+10]
$$

6. (a) Draw the circuit diagram of fixed bias circuit in CE configuration and obtain the expression for $I_{B}$. Why the circuit is not suitable if the $\beta$ of the transistor is changed.
(b) How to obtain bias stability in CE configuration circuit.
(c) Briefly explain about thermal stability.

$$
[8+4+4]
$$

7. (a) An electron is moving perpendicular to magnetic field ' $B$ '. Derive the expression for radius ' R ' of the trajectory and period' of rotation T .
(b) Derive the expression for the electro magnetic deflection sensitivity in the case of the CRT.
8. (a) Draw the circuit diagram of a $R C$ phases shift oscillator using BJT. Derive the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [8+4+4]

# I B.Tech Examinations,December 2010 <br> ELECTRONICS DEVICES AND CIRCUITS <br> Common to IT, EIE, CSE, ECE, EEE 

Time: 3 hours

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) Define the following terms and explain.
i. Emitter efficiency
ii. Transport factor.
iii. Large signal current gain.
(b) The reverse leakage current of the transistor when conmected in CB configuration is $0.2 \mu \mathrm{~A}$ while it is $18 \mu \mathrm{~A}$ when the same transistor is connected in CE configuration. Calculate $\alpha_{d c}$ and $\beta_{d c}$ of the transistor.
(c) If $\alpha_{d c}=0.99$ and $I_{C B O}=50 \mu \mathrm{~A}$, find Emitter current.

$$
[6+6+4]
$$

2. (a) With reference to the semiconductor diode, explain the following with the help of relevant wave forms
i. Diode reversere covery time
ii. Storage and transition time.
(b) What is the difference between dynamic and static resistance of a semiconductor dibde.

$$
[10+6]
$$

3. (a) An electron is moving perpendicular to magnetic field ' $B$ '. Derive the expression for radrus ' R ' of the trajectory and period of rotation T .
(b) Derive the expression for the electro magnetic deflection sensitivity in the case of the CRT.
[8+8]
4. (a) Draw the circuit diagram of voltage series feedback and derive expressions for input resistance and output resistance.
(b) For the circuit shown below(figure 4 b$) \mathrm{h}_{f e}=100, \mathrm{~h}_{i e}=1 \mathrm{k} \Omega$ and other two parameters are negligible and $\operatorname{Re}=1 \mathrm{~K}$. Find the value of $\mathrm{A}_{V}=\frac{V o}{V i}, A_{v s}=\frac{V o}{V s}$ $R_{i f}$ and Rof.

$$
[8+8]
$$



Figure 4b
5. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [8+4+4]
6. (a) Calculate the percent ripple for the voltage developed across a $120 \mu f$ filter capacitor when providing a load current of 80 mA . The full wave rectifier operating from the 60 HZ supply develops a peak rectified voltage of 25 V .
(b) Design a CLC or $\pi$ section filter for $V_{d c}=10 \mathrm{~V}, I_{L}=200 \mathrm{~mA}$ and $\tau=2 \%$.

$$
[6+10]
$$

7. (a) Compare JFET and MOSFET with respect to various features.
(b) Draw the biasing circuit suitable for JFET and if the JFET is replaced by a MOSFET for what mode of operation it is valid and explain about the function of each component used in the circuit.
8. (a) Draw the circuit diagram of fixed bias circuit in CE configuration and obtain the expression for $I_{B}$. Why the circuit is not suitable if the $\beta$ of the transistor is changed.
(b) How to obtain bias stability in CE configuration circuit.
(c) Briefly explain about thermal stability.

$$
[8+4+4]
$$

