## IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE \& ORGANIZATION (Common to Electronics \& Communication Engineering and

 Electronics \& Instrumentation Engineering)
# Question paper consists of Part-A and Part-B Answer ALL sub questions from Part-A <br> Answer any THREE questions from Part-B <br> ***** 

## PART-A (22 Marks)

1. a) Convert the number $(7654)_{8}$ to hexadecimal.
b) Write about Reduced Instruction Set Computer.
c) Define micro program.
d) Write about virtual memory.
e) Define source -initiated transfer using handshaking.
f) Define cache coherence.

## PART-B (3x16 = 48 Marks)

2. a) Briefly write about r's complement and (r-1)'s complement.
b) Explain any two ways of adding decimal numbers.
3. a) Discuss about stack organization of memory. Give its applications.
b) Briefly write about instruction codes.
4. a) A computer has 16 registers, an ALU with 32 operations and a shifter with eight
operations, all connected to a common bus
i) Formulate a control word for a micro operation
ii) Specify the number of bits in each field of control word and give a general
encoding scheme
b) Differentiate hard wired control unit and micro programmed control unit.
5. a) Explain Set Associative mapping for organizing cache memory. [8]
b) Consider the following reference string: 123412512345 , apply FIFO page replacement algorithm and calculate number of page faults by considering $\mathbf{3}$ frames.
6. a) Differentiate Isolated I/O and memory mapped I/O. [8]
b) Explain daisy chain priority interrupt.
7. a) Write in detail about inter processor communication and synchronization.
b) Explain the concept of pipelining for floating - point addition and subtraction.
