

Code No: **PT41048 R13** 

Set No. 1

## IV B.Tech I Semester Regular/Supplementary Examinations, October/November - 2017 DIGITAL IC DESIGN

(Electronics and Communication Engineering) Time: 3 hours Max. Marks: 70 Question paper consists of Part-A and Part-B Answer ALL sub questions from Part-A Answer any THREE questions from Part-B \*\*\*\* PART–A(22 Marks) Compare CMOS technology with Bipolar technology. 1. a) [4] What is the Latch-up in CMOS circuits? Explain it. b) [4] Design SR Latch and explain its function. [3] c) Explain Pass transistor circuits. d) [4] What is the need of interconnect? e) [3] Distinguish between SRAM and DRAM. f) [4] PART-B(3x16 = 48 Marks)What are the criteria for voltage threshold for high level and low level in NMOS inverter characteristics? Explain. [8] Determine pull-up to pull-down ratio for an NMOS inverter driven through one or more pass transistors. [8] 3. a) How the MOS inverters connected in cascade can drive large capacitive loads? Explain. [8] Draw the CMOS full adder circuit and explain its operation. [8] b) Explain about CMOS D Latch and Edge triggered flip-flop. 4. [8] a) Explain the behavior of bistable elements. [8] With an example, briefly explain about the principle of voltage bootstrapping. 5. a) [8] Design and explain the high performance dynamic CMOS circuits. b) [8] Explain in detail with help of capacitive parasitics interconnect. 6. a) [8] Discuss the advanced interconnect techniques. b) [8] What are the types of DRAM? Explain any one. 7. a) [8] Explain the NOR flash and NAND flash memory techniques. b) [8]