FirstRanker.com

			\frown	
Code No: RT21053		((R13) (SET	- 1
	II B. Tech I Semester (D	Supplen IGITAI	nentary Examinations, May/June - 2017 L LOGIC DESIGN	
Time:	3 hours	(Col	Max. Mar	ks: 70
	Note: 1. Question Pa	aper con	sists of two parts (Part-A and Part-B)	
	2. Answer AI 3. Answer an	LL the quy THRE	uestion in Part-A E Questions from Part-B	
	~~~~~~~~~~	-~~~~	<u>PART –A</u>	
1. a)	Write first 20 numbers in radix-5			(3M)
b)	Convert the following to the other canonical form: $F(x, y, z) = \Sigma(1, 3, 5)$			(4M)
c)	Implement function $\int = A\bar{B}$	using 2X1 MUX	(4M)	
d)	What is sequential circuit?			(3M)
e)	Write the between register a	nd count	ter	(4M)
f)	Draw the block diagram of l	PLA		(4M)
	C C		<u>PART –B</u>	
2. a)	a) Obtain the 1's and 2's complement of the following binary numbers 1010101 0111000, 0000001, 10000, 00000 Also obtain 9's and 10's complement of the following decimal numbers 09900, 10000, 00000			
b)	What is a reflected code? Write about reflected codes by giving examples.			(8M)
3. a)	Show that the dual of the exclusive-OR is equal to its complement			(8M)
b)	Draw a NAND logic diagram that implements the complement of the following function: $F(A, B, C, D) = \sum (0, 1, 2, 3, 6, 10, 11, 14)$			
4. a)	Implement a 5-to-32-line decoder with four 3-to-8-line decoders with enable and a 2-to- 4-line decoder			(8M)
b)	b) Design 4 bit Magnitude Comparator and explain in detail			
5. a)	What is difference between latch and flip flop? Explain about clocked RS flip flop using NAND gates			
b)	Conversion of SR Flip Flop to JK Flip Flop			(8M)
6. a)	Design a shift register with parallel load operations according to the following function table:			(8M)
	shif	t load	Register operation	
	0	0	No change	
	0	1	Load parallel data	
b)	Construct and explain a John	X	Shift right	(011)
U)	Construct and explain a Jon	uson cou	incer for ten thing signals	(01/1)
7. a) b)	Write the difference between PROM, PLA and PAL A Combinational circuit defined by functions			(8M) (8M)
	$F_1(A,B,C) = \sum (3,5,6,7)$	F ₂ (A,	$(B,C) = \sum (0,2,4,7)$	
	Implement circuit with PLA			
			1 of 1	
	$F_1(A, B, C) = \sum (3, 5, 6, 7)$ Implement circuit with PLA	F ₂ (A,	$B,C) = \sum (0,2,4,7)$ 1 of 1	

www.FirstRanker.com