

Code No: RT31026



SET - 1

III B. Tech I Semester Supplementary Examinations, May - 2017 LINEAR & DIGITAL IC APPLICATIONS

(Electrical and Electronics Engineering)

Time: 3 hours

Max. Marks: 70

Note: 1. Question Paper consists of two parts (**Part-A** and **Part-B**) 2. Answering the question in **Part-A** is compulsory 3. Answer any **THREE** Questions from **Part-B**

PART -A

| 1 | a) | Discuss the role of a level translator in op amp. | [4M] |
|---|----------|--|--------------|
| | b) | Discuss the features of voltage regulator. | [3M] |
| | c) | Design a adder circuit using an op amp to get output expression V_0 = -(0.1 V_1 + V_2 +10 V_3) | [4M] |
| | d) | Explain the principle of VCO. | [4M] |
| | e) | What are the advantages and disadvantages of active filter over passive? | [4M] |
| | f) | Define the terms: Linearity, settling time with respect to DAC. | [3M] |
| | | PART -B | |
| 2 | a) b) | Explain the cascade differential amplifier stages. For the circuit shown below fig .Find the I_{C1} , I_{C2} and I_{C3} . Assume β =125. | [4M] [8M] |
| | | $1.94KO = \frac{1}{2} + \frac{1}{10} + \frac$ | |
| | c) | Compare the different configurations of differential amplifier. | [4M] |
| 3 | a) | Discuss the causes and equation for slew rate. | [4M] |
| | b) | Design an offset compensating network for a given op amp to meet the specified requirements. | [8M] |
| | c) | Discuss about the 78xx series regulator. | [4M] |
| 4 | a) | Draw an AC voltage follower and explain. | [4M] |
| | b) | What is a comparator? Discuss the non inverting comparator and obtain its input and output waveforms. | [8M] |
| | c) | Discuss the application of op amp as a current to voltage converter. | [4M] |
| 5 | a) | Discuss the 555 timer in monostable operation. Also discuss the applications for it. | [10M] |
| | b) | Explain how the PLL can be used as a FSK demodulator? | [6M] |
| | | | |

1 of 2



Code No: RT31026



- **SET** 1
- 6 a) Draw a second order filter and obtain the frequency response and output [8M] voltage for it.
 - b) Design a WBPF having fl=400Hz, fh=2KHz with a pass band gain of 4. Find Q [8M] of the filter.
- 7 a) Draw the functional diagram of a dual slope integrating type ADC and also [8M] obtain expression for the output voltage.
 - b) What are the important observations can be made for dual slope integrating [5M] type ADC and draw backs of it.
 - c) What would be the output voltage produced by a D/A converter whose output [3M] range is 0 to 10V with a binary number s 10111100(for a 8 bit DAC)

www.firstRank2 of 2