

Code No: R22023		R10	SET - 1	
		Semester Supplementary Examinations, April/May-2017 TTCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, BME, EIE)		
Time:	3 hours		Marks: 75	
		Answer any FIVE Questions All Questions carry Equal Marks		
1. a) b)		a 49510 using the excess-3 subtractor. number using 6, 3, 1,-1 weighted code. Is it a self	(5M) (5M)	
c)	Write first 20 numb		(5M)	
2. a)	The message below has been coded in Hamming code. Decode the message for single error detection code (message = 4 bits).1001001 0111001 1110110 0011011.			
b)		X-OR gate using minimum number of 2 input NAND gates.	(7M)	
3. a)	Difference between	K map and Tubular method	(5M)	
b)	e e	5 variable function using QM Tabular Method 9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 29, 31).	(10M)	
4. a)	-	abtractor circuit and explain in detail.	(8M)	
b)	Explain about look-	a-head adder circuit.	(7M)	
5. a)		5 to 32 line decoder using 3 to 8 line decode, active low outputs with 2 w and one active high enable		
b)	Implement f (A,B,C	,D) = Σ (0,1,3,5,6,8,9,11,12,13) using 8:1 MUX	(7M)	
6. a)	Write the difference	between PLA, PAL.	(5M)	
b)	Implement f (A,B,C,D) = $\sum (0,1,4,5,6,7,9,10,12,13,15)$ using PAL and explain its (procedure			
7. a) b)	What is a master slave flip flop? Design a clocked master slave JK flip flop. Design a synchronous modulo-12 counter using NAND gates and JK flip flops.			
8. a) b)	Write the difference between moor and mealy machine Reduce the number of states in the following state table and tabulate the reduced state table		(4M) (11M)	
	$PS = \frac{NS_1Z}{x=0}$:=1		
		H, 1		
		<u> 7, 1 7, 1 7 7 7 7 7 </u>		
		$\overline{z}, 1$		
		D, 1		
	F D, 1 I	D, 1		
		2,1		

H B, 1 A, 1 WWW.MANARESULTS.CO.IN

www.FirstRanker.com