Code No: RT22022

R13

SET - 1

II B. Tech II Semester Regular/Supplementary Examinations, April/May – 2017 SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

2. Answer ALL the question in Part-A

3. Answer any **THREE** Questions from **Part-B**

		PART –A	
1.	a)	What are the three methods of obtaining the 2's complement of a given binary number?	(4M)
	b)	State and prove the following laws of Boolean algebra. i) Commutative ii) associative	(4M)
	c)	Distinguish between a half-adder and a full-adder?	(3M)
	d)	Draw the circuit of $J-K$ master slave flip-flop with active high clear and active low preset.	(4M)
	e)	Name and draw the elements of an ASM chart?	(3M)
	f)	What is a PLD? What is the principal advantage of a PLD?	(4M)
		PART -B	
2.	a)	Convert the following to Decimal and then to octal	(8M)
		(i) $(125F)_{16}$ (ii) $(101111111)_2$ (iii) $(392)_{10}$	
	b)	How do you convert a gray number to binary? Generate a 4-bit gray code directly	(8M)
		using the mirror image property?	
3.	a)	Reduce using mapping the following expression and implement the real minimal	(8M)
		expression in Universal logic.	
		$F = \sum m (0, 2, 4, 6, 7, 8, 10, 12, 13, 15)$	
	b)	State and prove consensus theorem? Solve the given expression using consensus	(8M)
		theorem.	
		(i) $\overline{AB} + AC + \overline{BC} + \overline{BC} + AB$ (ii) $(A+B)(\overline{A}+C)(B+C)(\overline{A}+D)(B+D)$	
4.	a)	Implement the following multiple output combinational logic circuit using a 4 line	(8M)
		to 16 line decoder: $E = \sum_{i} m_i (0, 1, 4, 7, 12, 14, 15)$ $E_2 = \sum_{i} m_i (2, 3, 7, 8, 10)$	

- 4. a) Implement the following multiple output combinational logic circuit using a 4 line to 16 line decoder: $F_1 = \sum m (0, 1, 4, 7, 12, 14, 15)$ $F_3 = \sum m (2, 3, 7, 8, 10)$ $F_4 = \sum m (1, 3, 5)$
 - b) Discuss a few applications of multiplexers and distinguish between a multiplexer (8M) and a decoder.
- 5. a) Discuss how PROM, EPROM and EEPROM technologies differ from each other. (8M)
 - b) Implement the following multiple output functions using PROM (8M)

$$F_{1} = \sum m (0, 1, 4, 7, 12, 14, 15) \qquad F_{3} = \sum m (2, 3, 7, 8, 10)$$

$$F_{2} = \sum m (1, 3, 6, 9, 12) \qquad F_{4} = \sum m (1, 3, 5)$$





Code No: RT22022 (R13)

SET - 1

(8M)

- 6. a) Convert a D flip flop into SR flip flop and JK flip flop?
 - b) Explain the operation of 4-bit ring counter with circuit diagram, state transition diagram and state table. Draw the corresponding timing diagrams? (8M)
- 7. A clocked sequential circuit is defined by the following state table: (16M)
 - a) Using implementation table obtain equivalence classes.
 - b) Design the circuit using D-flip-flop.

	D.C.	N	IS, Z		Z
	P.S	$\mathbf{x} = 0$	x = 1	$\mathbf{x} = 0$	x = 1
	0	0	4	1	0
	1	0	4	0	0
	2	1	5	0	0
	3	1	5	0	0
	4	2	6	0	1
	5	2	6	0	1
	6	3	7	0	1
	7	3	7 . C	0	1
Many Fire Ranker					

(8M)

Code No: RT22022 (R13) (SET - 2

II B. Tech II Semester Regular/Supplementary Examinations, April/May – 2017 SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

2. Answer **ALL** the question in **Part-A**

3. Answer any **THREE** Questions from **Part-B**

		PART -A	
1.	a)	Express the Decimal Digits 0-9 in 2421 and 84-2-1.	(4M)
	b)	What do you mean by K-map? Name it advantages and disadvantages.	(4M)
	c)	Realize a single bit comparator?	(3M)
	d)	Draw and explain active low S-R latch.	(3M)
	e)	Differentiate between an ASM chart and a conventional flow chart?	(4M)
	f)	What are the advantages and disadvantages of using a PROM as a PLD?	(4M)
		PART -B	
2.	a)	How are binary codes classified? Briefly explain each code with suitable examples?	(8M)
	b)	Convert the following numbers into Gray code numbers	(8M)
		i) 96 ₁₀ ii) 45 ₁₆ iii) 235 ₈ iv) 85 ₁₂	
3.	a)	Using the Quine-McCluskey tabular method, find the minimum sum of products	(10M)
		for	
		$Y = \sum (1, 2, 5, 8, 9, 10, 12, 13, 16, 18, 24, 25, 26, 28, 29, 31)$	
	b)	Simplify using Boolean-algebra i) $AB + A\overline{B}C + \overline{A}B\overline{C} + B\overline{C}$ ii) $AB + A\overline{C} + C + AD + A\overline{B}C + AB$	(6M)
		H(AB+AC+C+AD+ABC+AB)	
4.	a)	Perform the realization of half adder and full adder using decoders and logic gates.	(8M)
	b)	Design a combinational logic to subtract one bit from the other. Draw the logic diagram using NAND and NOR Gates.	(8M)
5.	a)	What is a PLD? Compare the three combinational PLDs?	(8M)
	b)	Design an Excess-3 to BCD code converter using a PLA?	(8M)
6.	a)	Design a type-D counter that goes through states 0, 2, 4, 6, 0 The undesired states must always go to a 0 on the next clock pulse.	(8M)

b) Draw the schematic circuit of an edge-triggered JK flip flop with active low preset

and active low clear using NAND gates and explain its operation?





Code No: RT22022

	`
R13	

SET - 2

7. a) Convert the following Mealy machine into a corresponding Moore machine?

PS	NS, Z	
	X=0	X=1
A	C,0	B,0
В	A,1	D,0
C	B,1	A,1
D	D,1	C,0

(10M)

b) What are the Moore and Mealy machines? Compare them.

(6M)

MANN FIRSTRANKER COM

Code No: RT22022 (R13)

SET - 3

II B. Tech II Semester Regular/Supplementary Examinations, April/May – 2017 SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

2. Answer **ALL** the question in **Part-A**

3. Answer any **THREE** Questions from **Part-B**

PART -A

1. a) Convert the following numbers with the given radix to decimal. (4M)

i. (4433)₅ ii. (1199)₁₂

b) State and prove De Morgan's theorem. (4M)

c) Define encoder? List out the applications of it? (3M)

d) Explain the operation of a SR flip-flop? (3M)

e) How do you indicate mealy outputs in an ASM block? (4M)

f) What are the advantages of PLDs over fixed function ICs? (4M)

PART -B

2. a) Subtract the following decimal numbers by the 9's and 10's complement methods. (8M)

i) 274 - 86 ii) 93 - 615 iii) 574.6 - 297.7 iv) 376.3 - 765.6

b) What is a Gray code? Obtain a 3-bit and 4-bit gray code from a 2-bit gray code by reflection.

3. a) Simplify the following using K- map and implement the same using NAND gates. (8M) $Y(A, B, C) = \sum_{i=0}^{\infty} (0, 2, 4, 5, 6, 7)$

b) Represent and draw the following Boolean function using minimum number of (8M) basic gates.

i) (AB + AB') (AB)'

ii) [(ABD(C + D + E)) + (A + DBC)'] (ABC + (CAD)')

4. a) Realize the function $f(A,B,C,D) = \sum (1,2,5,8,10,14) + d(6,7,15)$ using (8M)

i) 8:1 MUX ii) 4:1 MUX

b) Design and draw the logic circuit diagram for full adder/subtractor. Let us (8M) consider a control variable w and the designed circuit that functions as a full adder when w=0, as a full subtractor when w= 1.

5. a) Design an arithmetic circuit that adds 2 binary digits. The circuit should have 2 (8M) outputs, one for the sum and the other for the carry. Implement the same in a PAL.

b) Show how the PLA circuit can be programmed to implement the binary to gray (8M) conversion.





Code No: RT22022 (R13) (SET - 3)

- 6. a) Give the transition table for SR, JK, D and T flip flops. Convert an SR flip flop into D flip flop. (8M)
 - b) Write the design steps of synchronous counters with suitable examples? (8M)
- 7. a) Define the state equivalence and machine equivalence with reference to sequential (6M) machines.
 - b) Reduce the number of states in the state table, and tabulate the reduced state table (10M) and give proper assignment.

	PS	NS,Z		
		X=0	X=1	
	A	F, 0	B, 0	
	В	D, 0	C, 0	
	C	F, 0	E, 0	
	D	G, 1	A, 0	
	E	D, 0	C, 0	
	F G	F, 1	B, 1	
	G	G, 0	H, 0	
	Н	G, 1	A, 0	
F F, 1 B, 1 G G, 0 H, 0 H G, 1 A, 0				

SET - 4 R13 Code No: RT22022

II B. Tech II Semester Regular/Supplementary Examinations, April/May – 2017

SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer **ALL** the question in **Part-A** 3. Answer any **THREE** Questions from **Part-B** PART -A a) Why is hexadecimal code widely used in digital systems? List out the digits used (4M) to represent the hexadecimal codes? b) Reduce the following Boolean expression using Boolean theorems. (4M) i) AB+A (B+C) +B' (B+D)(4M)c) Why a multiplexer is called a data selector? Draw the 2x1 MUX. d) What are the various methods used for triggering flip-flops? Explain with (3M)examples. (3M)e) List out the comparisons between Moore and Mealy Machines. (4M) Draw the basic architecture of a PAL? a) Perform the subtraction using 1's complement and 2's complement methods. (8M)(i)11010 - 10000(ii)11010 – 1101 (iii)100 - 110000 b) How are negative numbers represented? Represent signed numbers from +7 to -8 (8M)using different ways of representation. 3. Simplify the following using K- map and implement the same using NAND gates. (8M) $Y(A, B, C) = \sum (0, 2, 4, 5, 6, 7)$ Simplify the following Boolean expression. (8M) $T(x, y, z) = (x + y) \{ [x'(y' + z')]' \} + x'y' + x'z' \}$ $X(A, B, C, D) = A^{1}B^{1}C^{1} + (A+B+C^{1})^{1} + A^{1}B^{1}C^{1}D$ Draw the logic diagram of a 2 to 4 line decoder using NOR gates including an (8M) enable input. b) Give circuit implementation of 4 Bit Ripple adder and Ripple Adder/Subtractor (8M) using ones and twos complement method. Design a PAL for the following logical functions. 5. (8M)Y1=AB+A'CB', Y2=AB'C+AB+AC', Y3=AB+BC+CA Design a combinational circuit using PROM. The circuit accepts a 3 bit number (8M)

and generates an O/p binary number equal to square of input number.





Code No: RT22022

R13

SET - 4

- 6. a) Design a JK flip flop using AND gates and NOR gates. Explain the operation of (8M) the JK flip flop with the help of characteristic table and characteristic equation. Explain the Race around condition and also explain how to eliminate it.
 - b) Explain the operation of 5-stage twisted ring counter with circuit diagram, state (8M) transition diagram and state table.
- 7. a) Derive a circuit that realizes the FSM defined by the state assigned table below (8M)

PS	NS, Z		
	X=0	X=1	
Α	В,0	E,0	
В	E,0	D,0	
C	D,1	A,0	
D	C,1	E,0	
Е	В,0	D,0	

using JK flip flops

b) Draw the diagram of Mealy type FSM for serial adder.

(8M)