

Code N	No: R1621042 <b>R16</b>	SET - 1
	II B. Tech I Semester Model Question Paper Oct/Nov - 2 SWITCHING THEORY AND LOGIC DESIGN (Com. to ECE, ECC, EIE.)	
Time:	3 hours	Max. Marks: 70
	<ul> <li>Note: 1. Question Paper consists of two parts (Part-A and P</li> <li>2. Answer ALL the question in Part-A</li> <li>3. Answer any FOUR Questions from Part-B</li> </ul>	Part-B)
		~~~~~ [7 x 2 =14]
1. a) b) c) d)	Write the differences between combinational and sequential circuits. State De Morgans's theorems List the applications of Multiplexers. Write the demerits of PROM	
e) f)	Write the differences between combinational and sequential circuits. Sketch Mealy circuit and explain.	
g)	What is race around condition? How can minimized in J-K flip-flop <u>PART –B</u>	
2. a)	Given the 8bit data word 01011011, generate the 12 bit composite wor	rd for (10M)
b)	the hamming code that corrects and detects single errors Perform the following addition using excess-3 code i)386+756 ii)1010	+ 444 (4M)
3. Sii	mplify the following using tabulation method $y(w,x,y,z)=\sum m(1,2,3,5,9,12,14,15)+d(4,8,11)$	(14M)
	NO.	
4. a) b)	Design a excess-3 adder using 4-bit parallel binary adder and logic gat What are the applications of full adders?	es. (10M)
-,	CINS .	(4M)
5. a) b)	Design and implement Full adder with PLA Write the comparisons between PAL, PLA	(7M) (7M)
6. a) b)	Construct a JK flip flop using a D flip flop, a 2x1 multiplexer and an in Draw the schematic circuit of RS master slave flip flop. Give its truth to justify the entries in the truth table.	
7. a) b)	Draw the diagram of Mealy type FSM for serial adder. Draw the circuit for Moore type FSM. *****	(7M) (7M)

## WWW.MANARESULTS.CO.IN

FirstRanker.com

Code No: R1621042		o:R1621042 <b>R16</b>	SET - 2
		II B. Tech I Semester Model Question Paper Oct/Nov - 2017 SWITCHING THEORY AND LOGIC DESIGN (Com. to ECE, ECC, EIE.)	
Tin	ne: 3		Max. Marks: 70
		<ul> <li>Note: 1. Question Paper consists of two parts (Part-A and Part-B</li> <li>2. Answer ALL the question in Part-A</li> <li>3. Answer any FOUR Questions from Part-B</li> </ul>	)
		<u>PART –A</u>	[7 x 2 =14]
1.	<ul> <li>a)</li> <li>b)</li> <li>c)</li> <li>d)</li> <li>e)</li> <li>f)</li> <li>g)</li> </ul>	Perform (24) <sub>10</sub> – (56) <sub>10</sub> in BCD using 9's complement State De Morgans's theorems. Design 2x4 decoder using NAND gates. Give the comparison between PROM, PLA and PAL. What are applications of Flip-Flop? Write capabilities and limitations of Finite- State machine. Implement two input EX-OR gate from 2 to 1 multiplexer <u>PART –B</u>	[/
2.	a)	Convert the given expression in standard SOP form $f(A, B, C) = A G \cdot B A + B C$	(7M)
	b)	f(A,B,C)=AC+BA+BC Convert the given expression in standard POS form y=A.(A+B+C)	(7M)
3.	a)	Reduce the following function using k-map technique $F(A, B, C, D) = -(0.2, 2, 8, 0, 12, 12, 15)$	(7M)
	b)	$F(A,B,C,D)=\pi(0,2,3,8,9,12,13,15)$ Minimize the expression using k-map y=(A+B+C') (A+B+C) (A'+B' + (A'+B+C) (A+B+C))	C') (7M)
4.	a)	Design BCD to gray code converter and realize using logic gates.	(7M)
	b)	Design a 1:8 demultiplexer using two 1:4 demultiplexer.	(7M)
5.	a)	Implement the following Boolean functions using PLA. $A(x,y,z)=\sum(1,2,4,6)$ $B(x,y,z)=\sum(0,1,6,7)  C(x,y,z)=\sum(2,6)$	(7M)
	b)	Design a combinational circuit using PROM that accepts 3-bit binary number generates its equivalent excess-3 code.	er and (7M)
6.	a)	Draw the logic diagram of a SR latch using NOR gates. Explain its Operatio excitation table.	n using (7M)
	b)	Convert D flip-flop into T and JK flip-flops.	(7M)
7.		The output Z of a fundamental mode, two input sequential circuit is to change en x2 changes from 0 to 1 while x1=1. The output changes from 1 to 0 only w m 1 to 0 while x2=1. Find a minimum row reduced flow table Draw a state diagrams of a sequence detector which can detect 101	

## \*\*\*\* WWW.MANARESULTS.CO.IN



	p:R1621042		3
	II B. Tech I Semester Model Qu SWITCHING THEORY (Com. to ECE	AND LOGIC DESIGN	
Time: 3		Max. Marks:	70
	<ul><li>Note: 1. Question Paper consists of</li><li>2. Answer ALL the question</li><li>3. Answer any FOUR Quest</li></ul>	in Part-A	
		<b>Γ_A</b> [7 x 2 =14	.]
1. a) b) c) d) e) f) g)	Convert $(97.75)_{10}$ to base 2. Prove that OR-AND network is equivalent Realize full adder using two half adders and Design a 4x2 PROM with AND-OR gates. Distinguish between Moore and Mealy Mar Write and prove de-Morgan laws Draw the diagram of subtractor using truth <b>PAR</b>	to NOR-NOR network. d logic gates. chines. tables.	ſ
2.	Find the complement of the following Boo number of literals.	lean functions and reduce them to minimum	(7M)
	a) (b c' +a' d) (ab' +cd')		(7M)
	b) (b' d+ a' b c' +a c d+ a' b c) (8M+8M)		
3.	Simplify the following Boolean expression NOR gates. a) F(A,B,C,D)=AB'C' +AC+A		(7M)
	b) $F(W,X,Y,Z)=w'x'y'z'+wxy'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'z'+w'x'y'x''x'+w'x'y'z'+w'x'y'x''x'+w'x'y'z'+w'x'y'z'+w'x'y'x''x'y'z'+w'x'y'z''x''y'x''x''y'x''y'x''y'x''y'x''$	yz + wxyz	
4. a)	Design and implement a two bit comparate	or using logic gates.	(7M)
b)	Implement full adder using decoder and Ol	R gates.	(7M)
5. a)	Design a BCD to excess-3 code converter a	and implement using suitable PLA.	(7M)
b)	Implement the following functions using a ii) $G(w,x,y,z) = \sum (0,1,2,3,4,5,7,8,10,11,12,1)$		(7M)
6. a) b)		nd using excitation table explain its operation. the various triggering modes with examples.	(7M) (7M)
7. a)	Explain about sequential circuits, state tabl	e and state diagram.	(7M)

## \*\*\*\* WWW.MANARESULTS.CO.IN



www.FirstRanker.com

**R16 SET - 4** Code No:R1621042 II B. Tech I Semester Model Question Paper Oct/Nov - 2017 SWITCHING THEORY AND LOGIC DESIGN (Com. to ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A [7 x 2 = 14]1. a) Convert $(2468)_{10}$  to  $()_{16}$ b) What are the advantages of tabulation method over K-map? c) Why a multiplexer is called a data selector? Draw the 2x1 MUX. d) Write a brief note on PLDs e) Give the comparison between synchronous sequential and asynchronous sequential circuits f) Draw and explain Moore circuit. Draw the basic architecture of a PAL? **g**) PART -B 2. a) What is the difference between canonical form and standard form? Explain (7M) How are negative numbers represented? Represent signed numbers from +7 to -8 (7M)h) Simplify the following using K- map and implement the same using NAND gates. 3. a) (7M) $Y(A, B, C) = \sum (0, 2, 4, 5, 6, 7)$ b) R Represent and draw the following Boolean function using minimum number of (7M)basic gates. i) (AB + AB') (AB)' ii) [(ABD(C + D + E)) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)') + (A + DBC) + (A + DBC) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)'] (ABC + ABC) + (A + DBC) + (A + DBC)') + (A + DBC) + (A(CAD)')a) Define decoder. Construct 3x8 decoder using logic gates and truth table. 4. (7M)Define an encoder. Design octal to binary encoder. b) (7M)Design and implement Full adder with PLA 5. (7M) a) Design a combinational circuit using PROM. The circuit accepts a 3 bit number and b) generates an O/p binary number equal to square of input number. (7M) Convert JK flip-flop to T flip-flop 6. a) (7M) b) Convert RS flip-flop to D flip-flop (7M) 7. A clocked sequential circuit is provided with a single input x and single output z, (7M) whenever the input produces a string pulsed 111 or 000 and at the end of the sequence it produces an output z=1 and overlapping is also allowed. (7M)a) Obtain state diagram and state table. b) Find equivalence classes using partition method and design the circuit using D flipflop.

## WWW.MANARESWLTS.CO.IN