

Code No: **RT42044B** 

## **R13**

Set No. 1

[8]

[16]

## IV B.Tech II Semester Supplementary Examinations, July/August- 2017 SYSTEM ON CHIP

(Common to Electronics & Communication Engineering and Electronics & **Instumentation Engineering)** 

Time: 3 hours Max. Marks: 70 Question paper consists of Part-A and Part-B Answer ALL sub questions from Part-A Answer any THREE questions from Part-B PART-A (22 Marks) List and explain the components of the system? [4] b) List different types of processor by mentioning its architecture/implementation [4] approach? Explain process level addressing? [4] c) What is the purpose of address and data lines related to bus terminology? [4] What is meant by reconfiguration? e) [3] Define Interconnection? [3] PART-B (3x16 = 48 Marks)Describe the technology comparison 2. between programmability [8] a) performance for general purpose processors? Draw and explain the system-on-chip design flow diagram? [8] b) Explain about the array processor model? 3. a) [8] Explain about the pipelined processor model? [8] With a neat diagram explain set associate cache and fully associative cache? 4. [8] a) Explain the following SoC External Memory: (i) Flash (ii) placement. [8] Differentiate between non-pipelined and pipelined bus data transfer modes with 5. a) [8] neat waveforms? Explain the basic bus physical structure? [8] b) How Effectiveness of a customization is to be estimated? a) [8] Discuss how custom Instructions are automatically identified?

With respect to application Study explain the 3-D Graphics Processors?

7.